brintos

brintos / linux-shallow public Read only

0
0
Text · 11.1 KiB · 4244f5a Raw
266 lines · plain
1What:           /sys/class/accel/accel<n>/device/armcp_kernel_ver2Date:           Jan 20193KernelVersion:  5.14Contact:        ogabbay@kernel.org5Description:    Version of the Linux kernel running on the device's CPU.6                Will be DEPRECATED in Linux kernel version 5.10, and be7                replaced with cpucp_kernel_ver8 9What:           /sys/class/accel/accel<n>/device/armcp_ver10Date:           Jan 201911KernelVersion:  5.112Contact:        ogabbay@kernel.org13Description:    Version of the application running on the device's CPU14                Will be DEPRECATED in Linux kernel version 5.10, and be15                replaced with cpucp_ver16 17What:           /sys/class/accel/accel<n>/device/clk_max_freq_mhz18Date:           Jun 201919KernelVersion:  5.720Contact:        ogabbay@kernel.org21Description:    Allows the user to set the maximum clock frequency, in MHz.22                The device clock might be set to lower value than the maximum.23                The user should read the clk_cur_freq_mhz to see the actual24                frequency value of the device clock. This property is valid25                only for the Gaudi ASIC family26 27What:           /sys/class/accel/accel<n>/device/clk_cur_freq_mhz28Date:           Jun 201929KernelVersion:  5.730Contact:        ogabbay@kernel.org31Description:    Displays the current frequency, in MHz, of the device clock.32                This property is valid only for the Gaudi ASIC family33 34What:           /sys/class/accel/accel<n>/device/cpld_ver35Date:           Jan 201936KernelVersion:  5.137Contact:        ogabbay@kernel.org38Description:    Version of the Device's CPLD F/W39 40What:           /sys/class/accel/accel<n>/device/cpucp_kernel_ver41Date:           Oct 202042KernelVersion:  5.1043Contact:        ogabbay@kernel.org44Description:    Version of the Linux kernel running on the device's CPU45 46What:           /sys/class/accel/accel<n>/device/cpucp_ver47Date:           Oct 202048KernelVersion:  5.1049Contact:        ogabbay@kernel.org50Description:    Version of the application running on the device's CPU51 52What:           /sys/class/accel/accel<n>/device/device_type53Date:           Jan 201954KernelVersion:  5.155Contact:        ogabbay@kernel.org56Description:    Displays the code name of the device according to its type.57                The supported values are: "GOYA"58 59What:           /sys/class/accel/accel<n>/device/eeprom60Date:           Jan 201961KernelVersion:  5.162Contact:        ogabbay@kernel.org63Description:    A binary file attribute that contains the contents of the64                on-board EEPROM65 66What:           /sys/class/accel/accel<n>/device/fuse_ver67Date:           Jan 201968KernelVersion:  5.169Contact:        ogabbay@kernel.org70Description:    Displays the device's version from the eFuse71 72What:           /sys/class/accel/accel<n>/device/fw_os_ver73Date:           Dec 202174KernelVersion:  5.1875Contact:        ogabbay@kernel.org76Description:    Version of the firmware OS running on the device's CPU77 78What:           /sys/class/accel/accel<n>/device/hard_reset79Date:           Jan 201980KernelVersion:  5.181Contact:        ogabbay@kernel.org82Description:    Interface to trigger a hard-reset operation for the device.83                Hard-reset will reset ALL internal components of the device84                except for the PCI interface and the internal PLLs85 86What:           /sys/class/accel/accel<n>/device/hard_reset_cnt87Date:           Jan 201988KernelVersion:  5.189Contact:        ogabbay@kernel.org90Description:    Displays how many times the device have undergone a hard-reset91                operation since the driver was loaded92 93What:           /sys/class/accel/accel<n>/device/high_pll94Date:           Jan 201995KernelVersion:  5.196Contact:        ogabbay@kernel.org97Description:    Allows the user to set the maximum clock frequency for MME, TPC98                and IC when the power management profile is set to "automatic".99                This property is valid only for the Goya ASIC family100 101What:           /sys/class/accel/accel<n>/device/ic_clk102Date:           Jan 2019103KernelVersion:  5.1104Contact:        ogabbay@kernel.org105Description:    Allows the user to set the maximum clock frequency, in Hz, of106                the Interconnect fabric. Writes to this parameter affect the107                device only when the power management profile is set to "manual"108                mode. The device IC clock might be set to lower value than the109                maximum. The user should read the ic_clk_curr to see the actual110                frequency value of the IC. This property is valid only for the111                Goya ASIC family112 113What:           /sys/class/accel/accel<n>/device/ic_clk_curr114Date:           Jan 2019115KernelVersion:  5.1116Contact:        ogabbay@kernel.org117Description:    Displays the current clock frequency, in Hz, of the Interconnect118                fabric. This property is valid only for the Goya ASIC family119 120What:           /sys/class/accel/accel<n>/device/infineon_ver121Date:           Jan 2019122KernelVersion:  5.1123Contact:        ogabbay@kernel.org124Description:    Version of the Device's power supply F/W code. Relevant only to GOYA and GAUDI125 126What:           /sys/class/accel/accel<n>/device/max_power127Date:           Jan 2019128KernelVersion:  5.1129Contact:        ogabbay@kernel.org130Description:    Allows the user to set the maximum power consumption of the131                device in milliwatts.132 133What:           /sys/class/accel/accel<n>/device/mme_clk134Date:           Jan 2019135KernelVersion:  5.1136Contact:        ogabbay@kernel.org137Description:    Allows the user to set the maximum clock frequency, in Hz, of138                the MME compute engine. Writes to this parameter affect the139                device only when the power management profile is set to "manual"140                mode. The device MME clock might be set to lower value than the141                maximum. The user should read the mme_clk_curr to see the actual142                frequency value of the MME. This property is valid only for the143                Goya ASIC family144 145What:           /sys/class/accel/accel<n>/device/mme_clk_curr146Date:           Jan 2019147KernelVersion:  5.1148Contact:        ogabbay@kernel.org149Description:    Displays the current clock frequency, in Hz, of the MME compute150                engine. This property is valid only for the Goya ASIC family151 152What:           /sys/class/accel/accel<n>/device/module_id153Date:           Nov 2023154KernelVersion:  not yet upstreamed155Contact:        ogabbay@kernel.org156Description:    Displays the device's module id157 158What:           /sys/class/accel/accel<n>/device/parent_device159Date:           Nov 2023160KernelVersion:  6.8161Contact:        ttayar@habana.ai162Description:    Displays the name of the parent device of the accel device163 164What:           /sys/class/accel/accel<n>/device/pci_addr165Date:           Jan 2019166KernelVersion:  5.1167Contact:        ogabbay@kernel.org168Description:    Displays the PCI address of the device. This is needed so the169                user would be able to open a device based on its PCI address170 171What:           /sys/class/accel/accel<n>/device/pm_mng_profile172Date:           Jan 2019173KernelVersion:  5.1174Contact:        ogabbay@kernel.org175Description:    Power management profile. Values are "auto", "manual". In "auto"176                mode, the driver will set the maximum clock frequency to a high177                value when a user-space process opens the device's file (unless178                it was already opened by another process). The driver will set179                the max clock frequency to a low value when there are no user180                processes that are opened on the device's file. In "manual"181                mode, the user sets the maximum clock frequency by writing to182                ic_clk, mme_clk and tpc_clk. This property is valid only for183                the Goya ASIC family184 185What:           /sys/class/accel/accel<n>/device/preboot_btl_ver186Date:           Jan 2019187KernelVersion:  5.1188Contact:        ogabbay@kernel.org189Description:    Version of the device's preboot F/W code190 191What:           /sys/class/accel/accel<n>/device/security_enabled192Date:           Oct 2022193KernelVersion:  6.1194Contact:        obitton@habana.ai195Description:    Displays the device's security status196 197What:           /sys/class/accel/accel<n>/device/soft_reset198Date:           Jan 2019199KernelVersion:  5.1200Contact:        ogabbay@kernel.org201Description:    Interface to trigger a soft-reset operation for the device.202                Soft-reset will reset only the compute and DMA engines of the203                device204 205What:           /sys/class/accel/accel<n>/device/soft_reset_cnt206Date:           Jan 2019207KernelVersion:  5.1208Contact:        ogabbay@kernel.org209Description:    Displays how many times the device have undergone a soft-reset210                operation since the driver was loaded211 212What:           /sys/class/accel/accel<n>/device/status213Date:           Jan 2019214KernelVersion:  5.1215Contact:        ogabbay@kernel.org216Description:    Status of the card:217 218                  * "operational" - Device is available for work.219                  * "in reset" - Device is going through reset, will be220                    available shortly.221                  * "disabled" - Device is not usable.222                  * "needs reset" - Device is not usable until a hard reset223                    is initiated.224                  * "in device creation" - Device is not available yet, as it225                    is still initializing.226                  * "in reset after device release" - Device is going through227                    a compute-reset which is executed after a device release228                    (relevant for Gaudi2 only).229 230What:           /sys/class/accel/accel<n>/device/thermal_ver231Date:           Jan 2019232KernelVersion:  5.1233Contact:        ogabbay@kernel.org234Description:    Version of the Device's thermal daemon235 236What:           /sys/class/accel/accel<n>/device/tpc_clk237Date:           Jan 2019238KernelVersion:  5.1239Contact:        ogabbay@kernel.org240Description:    Allows the user to set the maximum clock frequency, in Hz, of241                the TPC compute engines. Writes to this parameter affect the242                device only when the power management profile is set to "manual"243                mode. The device TPC clock might be set to lower value than the244                maximum. The user should read the tpc_clk_curr to see the actual245                frequency value of the TPC. This property is valid only for246                Goya ASIC family247 248What:           /sys/class/accel/accel<n>/device/tpc_clk_curr249Date:           Jan 2019250KernelVersion:  5.1251Contact:        ogabbay@kernel.org252Description:    Displays the current clock frequency, in Hz, of the TPC compute253                engines. This property is valid only for the Goya ASIC family254 255What:           /sys/class/accel/accel<n>/device/uboot_ver256Date:           Jan 2019257KernelVersion:  5.1258Contact:        ogabbay@kernel.org259Description:    Version of the u-boot running on the device's CPU260 261What:           /sys/class/accel/accel<n>/device/vrm_ver262Date:           Jan 2022263KernelVersion:  5.17264Contact:        ogabbay@kernel.org265Description:    Version of the Device's Voltage Regulator Monitor F/W code. N/A to GOYA and GAUDI266