brintos

brintos / linux-shallow public Read only

0
0
Text · 2.2 KiB · 61a0cdc Raw
95 lines · yaml
1# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause2%YAML 1.23---4$id: http://devicetree.org/schemas/arm/arm,coresight-tpiu.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Arm CoreSight Trace Port Interface Unit8 9maintainers:10  - Mathieu Poirier <mathieu.poirier@linaro.org>11  - Mike Leach <mike.leach@linaro.org>12  - Leo Yan <leo.yan@linaro.org>13  - Suzuki K Poulose <suzuki.poulose@arm.com>14 15description: |16  CoreSight components are compliant with the ARM CoreSight architecture17  specification and can be connected in various topologies to suit a particular18  SoCs tracing needs. These trace components can generally be classified as19  sinks, links and sources. Trace data produced by one or more sources flows20  through the intermediate links connecting the source to the currently selected21  sink.22 23  The CoreSight Trace Port Interface Unit captures trace data from the trace bus24  and outputs it to an external trace port.25 26# Need a custom select here or 'arm,primecell' will match on lots of nodes27select:28  properties:29    compatible:30      contains:31        const: arm,coresight-tpiu32  required:33    - compatible34 35allOf:36  - $ref: /schemas/arm/primecell.yaml#37 38properties:39  compatible:40    items:41      - const: arm,coresight-tpiu42      - const: arm,primecell43 44  reg:45    maxItems: 146 47  clocks:48    minItems: 149    maxItems: 250 51  clock-names:52    minItems: 153    items:54      - const: apb_pclk55      - const: atclk56 57  power-domains:58    maxItems: 159 60  in-ports:61    $ref: /schemas/graph.yaml#/properties/ports62    additionalProperties: false63 64    properties:65      port:66        description: Input connection from the CoreSight Trace bus.67        $ref: /schemas/graph.yaml#/properties/port68 69required:70  - compatible71  - reg72  - clocks73  - clock-names74  - in-ports75 76unevaluatedProperties: false77 78examples:79  - |80    tpiu@e3c05000 {81        compatible = "arm,coresight-tpiu", "arm,primecell";82        reg = <0xe3c05000 0x1000>;83 84        clocks = <&clk_375m>;85        clock-names = "apb_pclk";86        in-ports {87            port {88                tpiu_in_port: endpoint {89                    remote-endpoint = <&funnel4_out_port0>;90                };91            };92        };93    };94...95