brintos

brintos / linux-shallow public Read only

0
0
Text · 2.4 KiB · 76e2b79 Raw
71 lines · plain
1Atmel system registers2 3Chipid required properties:4- compatible: Should be "atmel,sama5d2-chipid" or "microchip,sama7g5-chipid"5- reg : Should contain registers location and length6 7PIT Timer required properties:8- compatible: Should be "atmel,at91sam9260-pit"9- reg: Should contain registers location and length10- interrupts: Should contain interrupt for the PIT which is the IRQ line11  shared across all System Controller members.12 13PIT64B Timer required properties:14- compatible: Should be "microchip,sam9x60-pit64b" or15			"microchip,sam9x7-pit64b", "microchip,sam9x60-pit64b"16- reg: Should contain registers location and length17- interrupts: Should contain interrupt for PIT64B timer18- clocks: Should contain the available clock sources for PIT64B timer.19 20System Timer (ST) required properties:21- compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd"22- reg: Should contain registers location and length23- interrupts: Should contain interrupt for the ST which is the IRQ line24  shared across all System Controller members.25- clocks: phandle to input clock.26Its subnodes can be:27- watchdog: compatible should be "atmel,at91rm9200-wdt"28 29RAMC SDRAM/DDR Controller required properties:30- compatible: Should be "atmel,at91rm9200-sdramc", "syscon"31			"atmel,at91sam9260-sdramc",32			"atmel,at91sam9g45-ddramc",33			"atmel,sama5d3-ddramc",34			"microchip,sam9x60-ddramc",35			"microchip,sama7g5-uddrc",36			"microchip,sam9x7-ddramc", "atmel,sama5d3-ddramc".37- reg: Should contain registers location and length38 39Examples:40 41	ramc0: ramc@ffffe800 {42		compatible = "atmel,at91sam9g45-ddramc";43		reg = <0xffffe800 0x200>;44	};45 46Security Module (SECUMOD)47 48The Security Module macrocell provides all necessary secure functions to avoid49voltage, temperature, frequency and mechanical attacks on the chip. It also50embeds secure memories that can be scrambled.51 52The Security Module also offers the PIOBU pins which can be used as GPIO pins.53Note that they maintain their voltage during Backup/Self-refresh.54 55required properties:56- compatible: Should be "atmel,<chip>-secumod", "syscon".57  <chip> can be "sama5d2".58- reg: Should contain registers location and length59- gpio-controller:	Marks the port as GPIO controller.60- #gpio-cells:		There are 2. The pin number is the61			first, the second represents additional62			parameters such as GPIO_ACTIVE_HIGH/LOW.63 64 65	secumod@fc040000 {66		compatible = "atmel,sama5d2-secumod", "syscon";67		reg = <0xfc040000 0x100>;68		gpio-controller;69		#gpio-cells = <2>;70	};71