brintos

brintos / linux-shallow public Read only

0
0
Text · 2.2 KiB · fbf58c4 Raw
72 lines · plain
1* Peripheral Clock bindings for Marvell Armada 37xx SoCs2 3Marvell Armada 37xx SoCs provide peripheral clocks which are4used as clock source for the peripheral of the SoC.5 6There are two different blocks associated to north bridge and south7bridge.8 9The peripheral clock consumer should specify the desired clock by10having the clock ID in its "clocks" phandle cell.11 12The following is a list of provided IDs for Armada 3700 North bridge clocks:13ID	Clock name	Description14-----------------------------------150	mmc		MMC controller161	sata_host	Sata Host172	sec_at		Security AT183	sac_dap		Security DAP194	tsecm		Security Engine205	setm_tmx	Serial Embedded Trace Module216	avs		Adaptive Voltage Scaling227	sqf		SPI238	pwm		PWM249	i2c_2		I2C 22510	i2c_1		I2C 12611	ddr_phy		DDR PHY2712	ddr_fclk	DDR F clock2813	trace		Trace2914	counter		Counter3015	eip97		EIP 973116	cpu		CPU32 33The following is a list of provided IDs for Armada 3700 South bridge clocks:34ID	Clock name	Description35-----------------------------------360	gbe-50		50 MHz parent clock for Gigabit Ethernet371	gbe-core	parent clock for Gigabit Ethernet core382	gbe-125		125 MHz parent clock for Gigabit Ethernet393	gbe1-50		50 MHz clock for Gigabit Ethernet port 1404	gbe0-50		50 MHz clock for Gigabit Ethernet port 0415	gbe1-125	125 MHz clock for Gigabit Ethernet port 1426	gbe0-125	125 MHz clock for Gigabit Ethernet port 0437	gbe1-core	Gigabit Ethernet core port 1448	gbe0-core	Gigabit Ethernet core port 0459	gbe-bm		Gigabit Ethernet Buffer Manager4610	sdio		SDIO4711	usb32-sub2-sys	USB 2 clock4812	usb32-ss-sys	USB 3 clock4913	pcie		PCIe controller50 51Required properties:52 53- compatible : shall be "marvell,armada-3700-periph-clock-nb" for the54  north bridge block, or55  "marvell,armada-3700-periph-clock-sb" for the south bridge block56- reg : must be the register address of North/South Bridge Clock register57- #clock-cells : from common clock binding; shall be set to 158 59- clocks : list of the parent clock phandle in the following order:60  TBG-A P, TBG-B P, TBG-A S, TBG-B S and finally the xtal clock.61 62 63Example:64 65nb_perih_clk: nb-periph-clk@13000{66	compatible = "marvell,armada-3700-periph-clock-nb";67	reg = <0x13000 0x1000>;68	clocks = <&tbg 0>, <&tbg 1>, <&tbg 2>,69	<&tbg 3>, <&xtalclk>;70	#clock-cells = <1>;71};72