22 lines · plain
1* Marvell PXA1928 Clock Controllers2 3The PXA1928 clock subsystem generates and supplies clock to various4controllers within the PXA1928 SoC. The PXA1928 contains 3 clock controller5blocks called APMU, MPMU, and APBC roughly corresponding to internal buses.6 7Required Properties:8 9- compatible: should be one of the following.10 - "marvell,pxa1928-apmu" - APMU controller compatible11 - "marvell,pxa1928-mpmu" - MPMU controller compatible12 - "marvell,pxa1928-apbc" - APBC controller compatible13- reg: physical base address of the clock controller and length of memory mapped14 region.15- #clock-cells: should be 1.16- #reset-cells: should be 1.17 18Each clock is assigned an identifier and client nodes use the clock controller19phandle and this identifier to specify the clock which they consume.20 21All these identifiers can be found in <dt-bindings/clock/marvell,pxa1928.h>.22