brintos

brintos / linux-shallow public Read only

0
0
Text · 1.4 KiB · d00327d Raw
59 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/clock/mediatek,mt8186-fhctl.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: MediaTek frequency hopping and spread spectrum clocking control8 9maintainers:10  - Edward-JW Yang <edward-jw.yang@mediatek.com>11 12description: |13  Frequency hopping control (FHCTL) is a piece of hardware that control14  some PLLs to adopt "hopping" mechanism to adjust their frequency.15  Spread spectrum clocking (SSC) is another function provided by this hardware.16 17properties:18  compatible:19    enum:20      - mediatek,mt6795-fhctl21      - mediatek,mt8173-fhctl22      - mediatek,mt8186-fhctl23      - mediatek,mt8192-fhctl24      - mediatek,mt8195-fhctl25 26  reg:27    maxItems: 128 29  clocks:30    description: Phandles of the PLL with FHCTL hardware capability.31    minItems: 132    maxItems: 3033 34  mediatek,hopping-ssc-percent:35    description: The percentage of spread spectrum clocking for one PLL.36    minItems: 137    maxItems: 3038    items:39      default: 040      minimum: 041      maximum: 842 43required:44  - compatible45  - reg46  - clocks47 48additionalProperties: false49 50examples:51  - |52    #include <dt-bindings/clock/mt8186-clk.h>53    fhctl: fhctl@1000ce00 {54        compatible = "mediatek,mt8186-fhctl";55        reg = <0x1000ce00 0x200>;56        clocks = <&apmixedsys CLK_APMIXED_MSDCPLL>;57        mediatek,hopping-ssc-percent = <3>;58    };59