70 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/clock/qcom,hfpll.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Qualcomm High-Frequency PLL8 9maintainers:10 - Bjorn Andersson <andersson@kernel.org>11 12description:13 The HFPLL is used as CPU PLL on various Qualcomm SoCs.14 15properties:16 compatible:17 oneOf:18 - enum:19 - qcom,msm8974-hfpll20 - qcom,msm8976-hfpll-a5321 - qcom,msm8976-hfpll-a7222 - qcom,msm8976-hfpll-cci23 - qcom,qcs404-hfpll24 - const: qcom,hfpll25 deprecated: true26 27 reg:28 items:29 - description: HFPLL registers30 - description: Alias register region31 minItems: 132 33 '#clock-cells':34 const: 035 36 clocks:37 items:38 - description: board XO clock39 40 clock-names:41 items:42 - const: xo43 44 clock-output-names:45 description:46 Name of the PLL. Typically hfpllX where X is a CPU number starting at 0.47 Otherwise hfpll_Y where Y is more specific such as "l2".48 maxItems: 149 50required:51 - compatible52 - reg53 - '#clock-cells'54 - clocks55 - clock-names56 - clock-output-names57 58additionalProperties: false59 60examples:61 - |62 clock-controller@f908a000 {63 compatible = "qcom,msm8974-hfpll";64 reg = <0xf908a000 0x30>, <0xf900a000 0x30>;65 #clock-cells = <0>;66 clock-output-names = "hfpll0";67 clocks = <&xo_board>;68 clock-names = "xo";69 };70