114 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/clock/renesas,9series.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Renesas 9-series I2C PCIe clock generators8 9description: |10 The Renesas 9-series are I2C PCIe clock generators providing11 from 1 to 20 output clocks.12 13 When referencing the provided clock in the DT using phandle14 and clock specifier, the following mapping applies:15 16 - 9FGV0241:17 0 -- DIF018 1 -- DIF119 - 9FGV0441:20 0 -- DIF021 1 -- DIF122 2 -- DIF223 3 -- DIF324 - 9FGV0841:25 0 -- DIF026 1 -- DIF127 2 -- DIF228 3 -- DIF329 4 -- DIF430 5 -- DIF531 6 -- DIF632 7 -- DIF733 34maintainers:35 - Marek Vasut <marex@denx.de>36 37properties:38 compatible:39 enum:40 - renesas,9fgv024141 - renesas,9fgv044142 - renesas,9fgv084143 44 reg:45 description: I2C device address46 enum: [ 0x68, 0x6a ]47 48 '#clock-cells':49 const: 150 51 clocks:52 items:53 - description: XTal input clock54 55 renesas,out-amplitude-microvolt:56 enum: [ 600000, 700000, 800000, 900000 ]57 description: Output clock signal amplitude58 59 renesas,out-spread-spectrum:60 $ref: /schemas/types.yaml#/definitions/uint3261 enum: [ 100000, 99750, 99500 ]62 description: Output clock down spread in pcm (1/1000 of percent)63 64patternProperties:65 "^DIF[0-19]$":66 type: object67 description:68 Description of one of the outputs (DIF0..DIF19).69 70 properties:71 renesas,slew-rate:72 $ref: /schemas/types.yaml#/definitions/uint3273 enum: [ 2000000, 3000000 ]74 description: Output clock slew rate select in V/ns75 76 additionalProperties: false77 78required:79 - compatible80 - reg81 - clocks82 - '#clock-cells'83 84additionalProperties: false85 86examples:87 - |88 /* 25MHz reference crystal */89 ref25: ref25m {90 compatible = "fixed-clock";91 #clock-cells = <0>;92 clock-frequency = <25000000>;93 };94 95 i2c@0 {96 reg = <0x0 0x100>;97 #address-cells = <1>;98 #size-cells = <0>;99 100 rs9: clock-generator@6a {101 compatible = "renesas,9fgv0241";102 reg = <0x6a>;103 #clock-cells = <1>;104 105 clocks = <&ref25m>;106 107 DIF0 {108 renesas,slew-rate = <3000000>;109 };110 };111 };112 113...114