brintos

brintos / linux-shallow public Read only

0
0
Text · 2.2 KiB · fec37f5 Raw
77 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0+ OR MIT)2%YAML 1.23---4$id: http://devicetree.org/schemas/clock/rockchip,rk3308-cru.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Rockchip RK3308 Clock and Reset Unit (CRU)8 9maintainers:10  - Elaine Zhang <zhangqing@rock-chips.com>11  - Heiko Stuebner <heiko@sntech.de>12 13description: |14  The RK3308 clock controller generates and supplies clocks to various15  controllers within the SoC and also implements a reset controller for SoC16  peripherals.17  Each clock is assigned an identifier and client nodes can use this identifier18  to specify the clock which they consume. All available clocks are defined as19  preprocessor macros in the dt-bindings/clock/rk3308-cru.h headers and can be20  used in device tree sources. Similar macros exist for the reset sources in21  these files.22  There are several clocks that are generated outside the SoC. It is expected23  that they are defined using standard clock bindings with following24  clock-output-names:25    - "xin24m"                               - crystal input      - required26    - "xin32k"                               - rtc clock          - optional27    - "mclk_i2s0_8ch_in", "mclk_i2s1_8ch_in",28      "mclk_i2s2_8ch_in", "mclk_i2s3_8ch_in",29      "mclk_i2s0_2ch_in", "mclk_i2s1_2ch_in" - external I2S or30                                               SPDIF clock        - optional31    - "mac_clkin"                            - external MAC clock - optional32 33properties:34  compatible:35    enum:36      - rockchip,rk3308-cru37 38  reg:39    maxItems: 140 41  "#clock-cells":42    const: 143 44  "#reset-cells":45    const: 146 47  clocks:48    maxItems: 149 50  clock-names:51    const: xin24m52 53  rockchip,grf:54    $ref: /schemas/types.yaml#/definitions/phandle55    description:56      Phandle to the syscon managing the "general register files" (GRF),57      if missing pll rates are not changeable, due to the missing pll58      lock status.59 60required:61  - compatible62  - reg63  - "#clock-cells"64  - "#reset-cells"65 66additionalProperties: false67 68examples:69  - |70    cru: clock-controller@ff500000 {71      compatible = "rockchip,rk3308-cru";72      reg = <0xff500000 0x1000>;73      rockchip,grf = <&grf>;74      #clock-cells = <1>;75      #reset-cells = <1>;76    };77