58 lines · yaml
1# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause2%YAML 1.23---4$id: http://devicetree.org/schemas/clock/starfive,jh7100-audclk.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: StarFive JH7100 Audio Clock Generator8 9maintainers:10 - Emil Renner Berthing <kernel@esmil.dk>11 12properties:13 compatible:14 const: starfive,jh7100-audclk15 16 reg:17 maxItems: 118 19 clocks:20 items:21 - description: Audio source clock22 - description: External 12.288MHz clock23 - description: Domain 7 AHB bus clock24 25 clock-names:26 items:27 - const: audio_src28 - const: audio_1228829 - const: dom7ahb_bus30 31 '#clock-cells':32 const: 133 description:34 See <dt-bindings/clock/starfive-jh7100-audio.h> for valid indices.35 36required:37 - compatible38 - reg39 - clocks40 - clock-names41 - '#clock-cells'42 43additionalProperties: false44 45examples:46 - |47 #include <dt-bindings/clock/starfive-jh7100.h>48 49 clock-controller@10480000 {50 compatible = "starfive,jh7100-audclk";51 reg = <0x10480000 0x10000>;52 clocks = <&clkgen JH7100_CLK_AUDIO_SRC>,53 <&clkgen JH7100_CLK_AUDIO_12288>,54 <&clkgen JH7100_CLK_DOM7AHB_BUS>;55 clock-names = "audio_src", "audio_12288", "dom7ahb_bus";56 #clock-cells = <1>;57 };58