91 lines · yaml
1# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause2%YAML 1.23---4$id: http://devicetree.org/schemas/clock/starfive,jh7110-voutcrg.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: StarFive JH7110 Video-Output Clock and Reset Generator8 9maintainers:10 - Xingyu Wu <xingyu.wu@starfivetech.com>11 12properties:13 compatible:14 const: starfive,jh7110-voutcrg15 16 reg:17 maxItems: 118 19 clocks:20 items:21 - description: Vout Top core22 - description: Vout Top Ahb23 - description: Vout Top Axi24 - description: Vout Top HDMI MCLK25 - description: I2STX0 BCLK26 - description: external HDMI pixel27 28 clock-names:29 items:30 - const: vout_src31 - const: vout_top_ahb32 - const: vout_top_axi33 - const: vout_top_hdmitx0_mclk34 - const: i2stx0_bclk35 - const: hdmitx0_pixelclk36 37 resets:38 maxItems: 139 description: Vout Top core40 41 '#clock-cells':42 const: 143 description:44 See <dt-bindings/clock/starfive,jh7110-crg.h> for valid indices.45 46 '#reset-cells':47 const: 148 description:49 See <dt-bindings/reset/starfive,jh7110-crg.h> for valid indices.50 51 power-domains:52 maxItems: 153 description:54 Vout domain power55 56required:57 - compatible58 - reg59 - clocks60 - clock-names61 - resets62 - '#clock-cells'63 - '#reset-cells'64 - power-domains65 66additionalProperties: false67 68examples:69 - |70 #include <dt-bindings/clock/starfive,jh7110-crg.h>71 #include <dt-bindings/power/starfive,jh7110-pmu.h>72 #include <dt-bindings/reset/starfive,jh7110-crg.h>73 74 voutcrg: clock-controller@295C0000 {75 compatible = "starfive,jh7110-voutcrg";76 reg = <0x295C0000 0x10000>;77 clocks = <&syscrg JH7110_SYSCLK_VOUT_SRC>,78 <&syscrg JH7110_SYSCLK_VOUT_TOP_AHB>,79 <&syscrg JH7110_SYSCLK_VOUT_TOP_AXI>,80 <&syscrg JH7110_SYSCLK_VOUT_TOP_HDMITX0_MCLK>,81 <&syscrg JH7110_SYSCLK_I2STX0_BCLK>,82 <&hdmitx0_pixelclk>;83 clock-names = "vout_src", "vout_top_ahb",84 "vout_top_axi", "vout_top_hdmitx0_mclk",85 "i2stx0_bclk", "hdmitx0_pixelclk";86 resets = <&syscrg JH7110_SYSRST_VOUT_TOP_SRC>;87 #clock-cells = <1>;88 #reset-cells = <1>;89 power-domains = <&pwrc JH7110_PD_VOUT>;90 };91