67 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/display/bridge/synopsys,dw-hdmi.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Common Properties for Synopsys DesignWare HDMI TX Controller8 9maintainers:10 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>11 12description: |13 This document defines device tree properties for the Synopsys DesignWare HDMI14 TX controller (DWC HDMI TX) IP core. It doesn't constitute a full device tree15 binding specification by itself but is meant to be referenced by device tree16 bindings for the platform-specific integrations of the DWC HDMI TX.17 18 When referenced from platform device tree bindings the properties defined in19 this document are defined as follows. The platform device tree bindings are20 responsible for defining whether each property is required or optional.21 22properties:23 reg:24 maxItems: 125 26 reg-io-width:27 description:28 Width (in bytes) of the registers specified by the reg property.29 enum: [1, 4]30 default: 131 32 clocks:33 minItems: 234 maxItems: 535 items:36 - description: The bus clock for either AHB and APB37 - description: The internal register configuration clock38 additionalItems: true39 40 clock-names:41 minItems: 242 maxItems: 543 items:44 - const: iahb45 - const: isfr46 additionalItems: true47 48 ddc-i2c-bus:49 $ref: /schemas/types.yaml#/definitions/phandle50 deprecated: true51 description:52 The HDMI DDC bus can be connected to either a system I2C master or the53 functionally-reduced I2C master contained in the DWC HDMI. When connected54 to a system I2C master this property contains a phandle to that I2C55 master controller.56 57 This property is deprecated, the system I2C master controller should58 be referenced through the ddc-i2c-bus property of the HDMI connector59 node.60 61 interrupts:62 maxItems: 163 64additionalProperties: true65 66...67