88 lines · plain
1Texas Instruments OMAP3 Display Subsystem2=========================================3 4See Documentation/devicetree/bindings/display/ti/ti,omap-dss.txt for generic5description about OMAP Display Subsystem bindings.6 7DSS Core8--------9 10Required properties:11- compatible: "ti,omap3-dss"12- reg: address and length of the register space13- ti,hwmods: "dss_core"14- clocks: handle to fclk15- clock-names: "fck"16 17Optional nodes:18- Video ports:19 - Port 0: DPI output20 - Port 1: SDI output21 22DPI Endpoint required properties:23- data-lines: number of lines used24 25SDI Endpoint required properties:26- datapairs: number of datapairs used27 28 29DISPC30-----31 32Required properties:33- compatible: "ti,omap3-dispc"34- reg: address and length of the register space35- ti,hwmods: "dss_dispc"36- interrupts: the DISPC interrupt37- clocks: handle to fclk38- clock-names: "fck"39 40Optional properties:41- max-memory-bandwidth: Input memory (from main memory to dispc) bandwidth limit42 in bytes per second43 44 45RFBI46----47 48Required properties:49- compatible: "ti,omap3-rfbi"50- reg: address and length of the register space51- ti,hwmods: "dss_rfbi"52- clocks: handles to fclk and iclk53- clock-names: "fck", "ick"54 55 56VENC57----58 59Required properties:60- compatible: "ti,omap3-venc"61- reg: address and length of the register space62- ti,hwmods: "dss_venc"63- vdda-supply: power supply for DAC64- clocks: handle to fclk65- clock-names: "fck"66 67VENC Endpoint required properties:68- ti,invert-polarity: invert the polarity of the video signal69- ti,channels: 1 for composite, 2 for s-video70 71 72DSI73---74 75Required properties:76- compatible: "ti,omap3-dsi"77- reg: addresses and lengths of the register spaces for 'proto', 'phy' and 'pll'78- reg-names: "proto", "phy", "pll"79- interrupts: the DSI interrupt line80- ti,hwmods: "dss_dsi1"81- vdd-supply: power supply for DSI82- clocks: handles to fclk and pll clock83- clock-names: "fck", "sys_clk"84 85DSI Endpoint required properties:86- lanes: list of pin numbers for the DSI lanes: CLK+, CLK-, DATA0+, DATA0-,87 DATA1+, DATA1-, ...88