101 lines · plain
1Texas Instruments OMAP5 Display Subsystem2=========================================3 4See Documentation/devicetree/bindings/display/ti/ti,omap-dss.txt for generic5description about OMAP Display Subsystem bindings.6 7DSS Core8--------9 10Required properties:11- compatible: "ti,omap5-dss"12- reg: address and length of the register space13- ti,hwmods: "dss_core"14- clocks: handle to fclk15- clock-names: "fck"16 17Required nodes:18- DISPC19 20Optional nodes:21- DSS Submodules: RFBI, DSI, HDMI22- Video port for DPI output23 24DPI Endpoint required properties:25- data-lines: number of lines used26 27 28DISPC29-----30 31Required properties:32- compatible: "ti,omap5-dispc"33- reg: address and length of the register space34- ti,hwmods: "dss_dispc"35- interrupts: the DISPC interrupt36- clocks: handle to fclk37- clock-names: "fck"38 39Optional properties:40- max-memory-bandwidth: Input memory (from main memory to dispc) bandwidth limit41 in bytes per second42 43 44RFBI45----46 47Required properties:48- compatible: "ti,omap5-rfbi"49- reg: address and length of the register space50- ti,hwmods: "dss_rfbi"51- clocks: handles to fclk and iclk52- clock-names: "fck", "ick"53 54Optional nodes:55- Video port for RFBI output56- RFBI controlled peripherals57 58 59DSI60---61 62Required properties:63- compatible: "ti,omap5-dsi"64- reg: addresses and lengths of the register spaces for 'proto', 'phy' and 'pll'65- reg-names: "proto", "phy", "pll"66- interrupts: the DSI interrupt line67- ti,hwmods: "dss_dsi1" or "dss_dsi2"68- vdd-supply: power supply for DSI69- clocks: handles to fclk and pll clock70- clock-names: "fck", "sys_clk"71 72Optional nodes:73- Video port for DSI output74- DSI controlled peripherals75 76DSI Endpoint required properties:77- lanes: list of pin numbers for the DSI lanes: CLK+, CLK-, DATA0+, DATA0-,78 DATA1+, DATA1-, ...79 80 81HDMI82----83 84Required properties:85- compatible: "ti,omap5-hdmi"86- reg: addresses and lengths of the register spaces for 'wp', 'pll', 'phy',87 'core'88- reg-names: "wp", "pll", "phy", "core"89- interrupts: the HDMI interrupt line90- ti,hwmods: "dss_hdmi"91- vdda-supply: vdda power supply92- clocks: handles to fclk and pll clock93- clock-names: "fck", "sys_clk"94 95Optional nodes:96- Video port for HDMI output97 98HDMI Endpoint optional properties:99- lanes: list of 8 pin numbers for the HDMI lanes: CLK+, CLK-, D0+, D0-,100 D1+, D1-, D2+, D2-. (default: 0,1,2,3,4,5,6,7)101