87 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/fpga/xlnx,fpga-selectmap.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Xilinx SelectMAP FPGA interface8 9maintainers:10 - Charles Perry <charles.perry@savoirfairelinux.com>11 12description: |13 Xilinx 7 Series FPGAs support a method of loading the bitstream over a14 parallel port named the SelectMAP interface in the documentation. Only15 the x8 mode is supported where data is loaded at one byte per rising edge of16 the clock, with the MSB of each byte presented to the D0 pin.17 18 Datasheets:19 https://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf20 21allOf:22 - $ref: /schemas/memory-controllers/mc-peripheral-props.yaml#23 24properties:25 compatible:26 enum:27 - xlnx,fpga-xc7s-selectmap28 - xlnx,fpga-xc7a-selectmap29 - xlnx,fpga-xc7k-selectmap30 - xlnx,fpga-xc7v-selectmap31 32 reg:33 description:34 At least 1 byte of memory mapped IO35 maxItems: 136 37 prog-gpios:38 description:39 config pin (referred to as PROGRAM_B in the manual)40 maxItems: 141 42 done-gpios:43 description:44 config status pin (referred to as DONE in the manual)45 maxItems: 146 47 init-gpios:48 description:49 initialization status and configuration error pin50 (referred to as INIT_B in the manual)51 maxItems: 152 53 csi-gpios:54 description:55 chip select pin (referred to as CSI_B in the manual)56 Optional gpio for if the bus controller does not provide a chip select.57 maxItems: 158 59 rdwr-gpios:60 description:61 read/write select pin (referred to as RDWR_B in the manual)62 Optional gpio for if the bus controller does not provide this pin.63 maxItems: 164 65required:66 - compatible67 - reg68 - prog-gpios69 - done-gpios70 - init-gpios71 72unevaluatedProperties: false73 74examples:75 - |76 #include <dt-bindings/gpio/gpio.h>77 fpga-mgr@8000000 {78 compatible = "xlnx,fpga-xc7s-selectmap";79 reg = <0x8000000 0x4>;80 prog-gpios = <&gpio5 5 GPIO_ACTIVE_LOW>;81 init-gpios = <&gpio5 8 GPIO_ACTIVE_LOW>;82 done-gpios = <&gpio2 30 GPIO_ACTIVE_HIGH>;83 csi-gpios = <&gpio3 19 GPIO_ACTIVE_LOW>;84 rdwr-gpios = <&gpio3 10 GPIO_ACTIVE_LOW>;85 };86...87