69 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/i2c/aspeed,i2c.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: ASPEED I2C on the AST24XX, AST25XX, and AST26XX SoCs8 9maintainers:10 - Rayn Chen <rayn_chen@aspeedtech.com>11 12allOf:13 - $ref: /schemas/i2c/i2c-controller.yaml#14 15properties:16 compatible:17 enum:18 - aspeed,ast2400-i2c-bus19 - aspeed,ast2500-i2c-bus20 - aspeed,ast2600-i2c-bus21 22 reg:23 minItems: 124 items:25 - description: address offset and range of bus26 - description: address offset and range of bus buffer27 28 interrupts:29 maxItems: 130 31 clocks:32 maxItems: 133 description:34 root clock of bus, should reference the APB35 clock in the second cell36 37 resets:38 maxItems: 139 40 bus-frequency:41 minimum: 50042 maximum: 400000043 default: 10000044 description: frequency of the bus clock in Hz defaults to 100 kHz when not45 specified46 47required:48 - reg49 - compatible50 - clocks51 - resets52 53unevaluatedProperties: false54 55examples:56 - |57 #include <dt-bindings/clock/aspeed-clock.h>58 i2c@40 {59 #address-cells = <1>;60 #size-cells = <0>;61 compatible = "aspeed,ast2500-i2c-bus";62 reg = <0x40 0x40>;63 clocks = <&syscon ASPEED_CLK_APB>;64 resets = <&syscon ASPEED_RESET_I2C>;65 bus-frequency = <100000>;66 interrupts = <0>;67 interrupt-parent = <&i2c_ic>;68 };69