brintos

brintos / linux-shallow public Read only

0
0
Text · 3.2 KiB · 505a8ec Raw
122 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/i2c/renesas,riic.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Renesas RZ/A and RZ/G2L I2C Bus Interface (RIIC)8 9maintainers:10  - Chris Brandt <chris.brandt@renesas.com>11  - Wolfram Sang <wsa+renesas@sang-engineering.com>12 13allOf:14  - $ref: /schemas/i2c/i2c-controller.yaml#15 16properties:17  compatible:18    oneOf:19      - items:20          - enum:21              - renesas,riic-r7s72100   # RZ/A1H22              - renesas,riic-r7s9210    # RZ/A2M23              - renesas,riic-r9a07g043  # RZ/G2UL and RZ/Five24              - renesas,riic-r9a07g044  # RZ/G2{L,LC}25              - renesas,riic-r9a07g054  # RZ/V2L26          - const: renesas,riic-rz      # RZ/A or RZ/G2L27 28      - items:29          - const: renesas,riic-r9a08g045   # RZ/G3S30          - const: renesas,riic-r9a09g057   # RZ/V2H(P)31 32      - const: renesas,riic-r9a09g057   # RZ/V2H(P)33 34  reg:35    maxItems: 136 37  interrupts:38    items:39      - description: Transmit End Interrupt40      - description: Receive Data Full Interrupt41      - description: Transmit Data Empty Interrupt42      - description: Stop Condition Detection Interrupt43      - description: Start Condition Detection Interrupt44      - description: NACK Reception Interrupt45      - description: Arbitration-Lost Interrupt46      - description: Timeout Interrupt47 48  interrupt-names:49    items:50      - const: tei51      - const: ri52      - const: ti53      - const: spi54      - const: sti55      - const: naki56      - const: ali57      - const: tmoi58 59  clock-frequency:60    description:61      Desired I2C bus clock frequency in Hz. The absence of this property62      indicates the default frequency 100 kHz.63 64  clocks:65    maxItems: 166 67  power-domains:68    maxItems: 169 70  resets:71    maxItems: 172 73required:74  - compatible75  - reg76  - interrupts77  - interrupt-names78  - clocks79  - clock-frequency80  - power-domains81  - '#address-cells'82  - '#size-cells'83 84if:85  properties:86    compatible:87      contains:88        enum:89          - renesas,riic-r9a07g04390          - renesas,riic-r9a07g04491          - renesas,riic-r9a07g05492then:93  required:94    - resets95 96unevaluatedProperties: false97 98examples:99  - |100    #include <dt-bindings/clock/r7s72100-clock.h>101    #include <dt-bindings/interrupt-controller/arm-gic.h>102 103    i2c0: i2c@fcfee000 {104        compatible = "renesas,riic-r7s72100", "renesas,riic-rz";105        reg = <0xfcfee000 0x44>;106        interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,107                     <GIC_SPI 158 IRQ_TYPE_EDGE_RISING>,108                     <GIC_SPI 159 IRQ_TYPE_EDGE_RISING>,109                     <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,110                     <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>,111                     <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>,112                     <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>,113                     <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;114        interrupt-names = "tei", "ri", "ti", "spi", "sti", "naki", "ali",115                          "tmoi";116        clocks = <&mstp9_clks R7S72100_CLK_I2C0>;117        clock-frequency = <100000>;118        power-domains = <&cpg_clocks>;119        #address-cells = <1>;120        #size-cells = <0>;121    };122