146 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/iio/frequency/adi,admv1014.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: ADMV1014 Microwave Downconverter8 9maintainers:10 - Antoniu Miclaus <antoniu.miclaus@analog.com>11 12description: |13 Wideband, microwave downconverter optimized for point to point microwave14 radio designs operating in the 24 GHz to 44 GHz frequency range.15 16 https://www.analog.com/en/products/admv1014.html17 18properties:19 compatible:20 enum:21 - adi,admv101422 23 reg:24 maxItems: 125 26 spi-max-frequency:27 maximum: 100000028 29 clocks:30 maxItems: 131 32 clock-names:33 items:34 - const: lo_in35 description:36 External clock that provides the Local Oscillator input.37 38 vcm-supply:39 description:40 Common-mode voltage regulator.41 42 vcc-if-bb-supply:43 description:44 BB and IF supply voltage regulator.45 46 vcc-vga-supply:47 description:48 RF Amplifier supply voltage regulator.49 50 vcc-vva-supply:51 description:52 VVA Control Circuit supply voltage regulator.53 54 vcc-lna-3p3-supply:55 description:56 Low Noise Amplifier 3.3V supply voltage regulator.57 58 vcc-lna-1p5-supply:59 description:60 Low Noise Amplifier 1.5V supply voltage regulator.61 62 vcc-bg-supply:63 description:64 Band Gap Circuit supply voltage regulator.65 66 vcc-quad-supply:67 description:68 Quadruple supply voltage regulator.69 70 vcc-mixer-supply:71 description:72 Mixer supply voltage regulator.73 74 adi,input-mode:75 description:76 Select the input mode.77 iq - in-phase quadrature (I/Q) input78 if - complex intermediate frequency (IF) input79 enum: [iq, if]80 81 adi,detector-enable:82 description:83 Digital Rx Detector Enable. The Square Law Detector output is84 available at output pin VDET.85 type: boolean86 87 adi,p1db-compensation-enable:88 description:89 Turn on bits to optimize P1dB.90 type: boolean91 92 adi,quad-se-mode:93 description:94 Switch the LO path from differential to single-ended operation.95 se-neg - Single-Ended Mode, Negative Side Disabled.96 se-pos - Single-Ended Mode, Positive Side Disabled.97 diff - Differential Mode.98 enum: [se-neg, se-pos, diff]99 100required:101 - compatible102 - reg103 - clocks104 - clock-names105 - vcm-supply106 - vcc-if-bb-supply107 - vcc-vga-supply108 - vcc-vva-supply109 - vcc-lna-3p3-supply110 - vcc-lna-1p5-supply111 - vcc-bg-supply112 - vcc-quad-supply113 - vcc-mixer-supply114 115allOf:116 - $ref: /schemas/spi/spi-peripheral-props.yaml#117 118unevaluatedProperties: false119 120examples:121 - |122 spi {123 #address-cells = <1>;124 #size-cells = <0>;125 converter@0 {126 compatible = "adi,admv1014";127 reg = <0>;128 spi-max-frequency = <1000000>;129 clocks = <&admv1014_lo>;130 clock-names = "lo_in";131 vcm-supply = <&vcm>;132 vcc-if-bb-supply = <&vcc_if_bb>;133 vcc-vga-supply = <&vcc_vga>;134 vcc-vva-supply = <&vcc_vva>;135 vcc-lna-3p3-supply = <&vcc_lna_3p3>;136 vcc-lna-1p5-supply = <&vcc_lna_1p5>;137 vcc-bg-supply = <&vcc_bg>;138 vcc-quad-supply = <&vcc_quad>;139 vcc-mixer-supply = <&vcc_mixer>;140 adi,quad-se-mode = "diff";141 adi,detector-enable;142 adi,p1db-compensation-enable;143 };144 };145...146