brintos

brintos / linux-shallow public Read only

0
0
Text · 1.4 KiB · f0acd56 Raw
62 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/interrupt-controller/loongson,htpic.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Loongson-3 HyperTransport Interrupt Controller8 9maintainers:10  - Jiaxun Yang <jiaxun.yang@flygoat.com>11 12allOf:13  - $ref: /schemas/interrupt-controller.yaml#14 15description: |16  This interrupt controller is found in the Loongson-3 family of chips to transmit17  interrupts from PCH PIC connected on HyperTransport bus.18 19properties:20  compatible:21    const: loongson,htpic-1.022 23  reg:24    maxItems: 125 26  interrupts:27    minItems: 128    maxItems: 429    description: |30      Four parent interrupts that receive chained interrupts.31 32  interrupt-controller: true33 34  '#interrupt-cells':35    const: 136 37required:38  - compatible39  - reg40  - interrupts41  - interrupt-controller42  - '#interrupt-cells'43 44unevaluatedProperties: false45 46examples:47  - |48    #include <dt-bindings/interrupt-controller/irq.h>49    htintc: interrupt-controller@1fb000080 {50      compatible = "loongson,htpic-1.0";51      reg = <0xfb000080 0x40>;52      interrupt-controller;53      #interrupt-cells = <1>;54 55      interrupt-parent = <&liointc>;56      interrupts = <24 IRQ_TYPE_LEVEL_HIGH>,57                    <25 IRQ_TYPE_LEVEL_HIGH>,58                    <26 IRQ_TYPE_LEVEL_HIGH>,59                    <27 IRQ_TYPE_LEVEL_HIGH>;60    };61...62