62 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/media/mediatek,mdp3-stitch.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: MediaTek Media Data Path 3 STITCH8 9maintainers:10 - Matthias Brugger <matthias.bgg@gmail.com>11 - Moudy Ho <moudy.ho@mediatek.com>12 13description:14 One of Media Data Path 3 (MDP3) components used to combine multiple video frame15 with overlapping fields of view to produce a segmented panorame.16 17properties:18 compatible:19 enum:20 - mediatek,mt8195-mdp3-stitch21 22 reg:23 maxItems: 124 25 mediatek,gce-client-reg:26 description:27 The register of display function block to be set by gce. There are 4 arguments,28 such as gce node, subsys id, offset and register size. The subsys id that is29 mapping to the register of display function blocks is defined in the gce header30 include/dt-bindings/gce/<chip>-gce.h of each chips.31 $ref: /schemas/types.yaml#/definitions/phandle-array32 items:33 items:34 - description: phandle of GCE35 - description: GCE subsys id36 - description: register offset37 - description: register size38 maxItems: 139 40 clocks:41 maxItems: 142 43required:44 - compatible45 - reg46 - mediatek,gce-client-reg47 - clocks48 49additionalProperties: false50 51examples:52 - |53 #include <dt-bindings/clock/mt8195-clk.h>54 #include <dt-bindings/gce/mt8195-gce.h>55 56 display@14003000 {57 compatible = "mediatek,mt8195-mdp3-stitch";58 reg = <0x14003000 0x1000>;59 mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x3000 0x1000>;60 clocks = <&vppsys0 CLK_VPP0_STITCH>;61 };62