110 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)2 3%YAML 1.24---5$id: http://devicetree.org/schemas/media/rockchip-vpu.yaml#6$schema: http://devicetree.org/meta-schemas/core.yaml#7 8title: Hantro G1 VPU codecs implemented on Rockchip SoCs9 10maintainers:11 - Ezequiel Garcia <ezequiel@collabora.com>12 13description:14 Hantro G1 video encode and decode accelerators present on Rockchip SoCs.15 16properties:17 compatible:18 oneOf:19 - enum:20 - rockchip,rk3036-vpu21 - rockchip,rk3066-vpu22 - rockchip,rk3288-vpu23 - rockchip,rk3328-vpu24 - rockchip,rk3399-vpu25 - rockchip,px30-vpu26 - rockchip,rk3568-vpu27 - rockchip,rk3588-av1-vpu28 - items:29 - enum:30 - rockchip,rk3128-vpu31 - rockchip,rk3188-vpu32 - const: rockchip,rk3066-vpu33 - items:34 - const: rockchip,rk3228-vpu35 - const: rockchip,rk3399-vpu36 - items:37 - const: rockchip,rk3588-vpu12138 - const: rockchip,rk3568-vpu39 40 reg:41 maxItems: 142 43 interrupts:44 minItems: 145 maxItems: 246 47 interrupt-names:48 oneOf:49 - const: vdpu50 - items:51 - const: vepu52 - const: vdpu53 54 clocks:55 oneOf:56 - maxItems: 257 - maxItems: 458 59 clock-names:60 oneOf:61 - items:62 - const: aclk63 - const: hclk64 - items:65 - const: aclk_vdpu66 - const: hclk_vdpu67 - const: aclk_vepu68 - const: hclk_vepu69 70 power-domains:71 maxItems: 172 73 iommus:74 maxItems: 175 76 resets:77 items:78 - description: AXI reset line79 - description: AXI bus interface unit reset line80 - description: APB reset line81 - description: APB bus interface unit reset line82 83required:84 - compatible85 - reg86 - interrupts87 - interrupt-names88 - clocks89 - clock-names90 91additionalProperties: false92 93examples:94 - |95 #include <dt-bindings/clock/rk3288-cru.h>96 #include <dt-bindings/interrupt-controller/arm-gic.h>97 #include <dt-bindings/power/rk3288-power.h>98 99 vpu: video-codec@ff9a0000 {100 compatible = "rockchip,rk3288-vpu";101 reg = <0xff9a0000 0x800>;102 interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,103 <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;104 interrupt-names = "vepu", "vdpu";105 clocks = <&cru ACLK_VCODEC>, <&cru HCLK_VCODEC>;106 clock-names = "aclk", "hclk";107 power-domains = <&power RK3288_PD_VIDEO>;108 iommus = <&vpu_mmu>;109 };110