51 lines · plain
1NXP LPC32xx SoC NAND MLC controller2 3Required properties:4- compatible: "nxp,lpc3220-mlc"5- reg: Address and size of the controller6- interrupts: The NAND interrupt specification7- gpios: GPIO specification for NAND write protect8 9The following required properties are very controller specific. See the LPC32xx10User Manual 7.5.14 MLC NAND Timing Register (the values here are specified in11Hz, to make them independent of actual clock speed and to provide for good12accuracy:)13- nxp,tcea_delay: TCEA_DELAY14- nxp,busy_delay: BUSY_DELAY15- nxp,nand_ta: NAND_TA16- nxp,rd_high: RD_HIGH17- nxp,rd_low: RD_LOW18- nxp,wr_high: WR_HIGH19- nxp,wr_low: WR_LOW20 21Optional subnodes:22- Partitions, see Documentation/devicetree/bindings/mtd/mtd.yaml23 24Example:25 26 mlc: flash@200a8000 {27 compatible = "nxp,lpc3220-mlc";28 reg = <0x200A8000 0x11000>;29 interrupts = <11 0>;30 #address-cells = <1>;31 #size-cells = <1>;32 33 nxp,tcea-delay = <333333333>;34 nxp,busy-delay = <10000000>;35 nxp,nand-ta = <18181818>;36 nxp,rd-high = <31250000>;37 nxp,rd-low = <45454545>;38 nxp,wr-high = <40000000>;39 nxp,wr-low = <83333333>;40 gpios = <&gpio 5 19 1>; /* GPO_P3 19, active low */41 42 mtd0@00000000 {43 label = "boot";44 reg = <0x00000000 0x00064000>;45 read-only;46 };47 48 ...49 50 };51