brintos

brintos / linux-shallow public Read only

0
0
Text · 1.7 KiB · a009a44 Raw
67 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/net/can/ctu,ctucanfd.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: CTU CAN FD Open-source IP Core8 9description: |10  Open-source CAN FD IP core developed at the Czech Technical University in Prague11 12  The core sources and documentation on project page13    [1] sources : https://gitlab.fel.cvut.cz/canbus/ctucanfd_ip_core14    [2] datasheet : https://canbus.pages.fel.cvut.cz/ctucanfd_ip_core/doc/Datasheet.pdf15 16  Integration in Xilinx Zynq SoC based system together with17  OpenCores SJA1000 compatible controllers18    [3] project : https://gitlab.fel.cvut.cz/canbus/zynq/zynq-can-sja1000-top19  Martin Jerabek dimploma thesis with integration and testing20  framework description21    [4] PDF : https://dspace.cvut.cz/bitstream/handle/10467/80366/F3-DP-2019-Jerabek-Martin-Jerabek-thesis-2019-canfd.pdf22 23maintainers:24  - Pavel Pisa <pisa@cmp.felk.cvut.cz>25  - Ondrej Ille <ondrej.ille@gmail.com>26  - Martin Jerabek <martin.jerabek01@gmail.com>27 28allOf:29  - $ref: can-controller.yaml#30 31properties:32  compatible:33    oneOf:34      - items:35          - const: ctu,ctucanfd-236          - const: ctu,ctucanfd37      - const: ctu,ctucanfd38 39  reg:40    maxItems: 141 42  interrupts:43    maxItems: 144 45  clocks:46    description: |47      phandle of reference clock (100 MHz is appropriate48      for FPGA implementation on Zynq-7000 system).49    maxItems: 150 51required:52  - compatible53  - reg54  - interrupts55  - clocks56 57additionalProperties: false58 59examples:60  - |61    ctu_can_fd_0: can@43c30000 {62      compatible = "ctu,ctucanfd";63      interrupts = <0 30 4>;64      clocks = <&clkc 15>;65      reg = <0x43c30000 0x10000>;66    };67