54 lines · plain
1CAN Device Tree Bindings2------------------------3 4(c) 2006-2009 Secret Lab Technologies Ltd5Grant Likely <grant.likely@secretlab.ca>6 7fsl,mpc5200-mscan nodes8-----------------------9In addition to the required compatible-, reg- and interrupt-properties, you can10also specify which clock source shall be used for the controller:11 12- fsl,mscan-clock-source : a string describing the clock source. Valid values13 are: "ip" for ip bus clock14 "ref" for reference clock (XTAL)15 "ref" is default in case this property is not16 present.17 18fsl,mpc5121-mscan nodes19-----------------------20In addition to the required compatible-, reg- and interrupt-properties, you can21also specify which clock source and divider shall be used for the controller:22 23- fsl,mscan-clock-source : a string describing the clock source. Valid values24 are: "ip" for ip bus clock25 "ref" for reference clock26 "sys" for system clock27 If this property is not present, an optimal CAN28 clock source and frequency based on the system29 clock will be selected. If this is not possible,30 the reference clock will be used.31 32- fsl,mscan-clock-divider: for the reference and system clock, an additional33 clock divider can be specified. By default, a34 value of 1 is used.35 36Note that the MPC5121 Rev. 1 processor is not supported.37 38Examples:39 can@1300 {40 compatible = "fsl,mpc5121-mscan";41 interrupts = <12 0x8>;42 interrupt-parent = <&ipic>;43 reg = <0x1300 0x80>;44 };45 46 can@1380 {47 compatible = "fsl,mpc5121-mscan";48 interrupts = <13 0x8>;49 interrupt-parent = <&ipic>;50 reg = <0x1380 0x80>;51 fsl,mscan-clock-source = "ref";52 fsl,mscan-clock-divider = <3>;53 };54