brintos

brintos / linux-shallow public Read only

0
0
Text · 2.0 KiB · a407dd1 Raw
58 lines · plain
1Micrel PHY properties.2 3These properties cover the base properties Micrel PHYs.4 5Optional properties:6 7 - micrel,led-mode : LED mode value to set for PHYs with configurable LEDs.8 9	Configure the LED mode with single value. The list of PHYs and the10	bits that are currently supported:11 12	KSZ8001: register 0x1e, bits 15..1413	KSZ8041: register 0x1e, bits 15..1414	KSZ8021: register 0x1f, bits 5..415	KSZ8031: register 0x1f, bits 5..416	KSZ8051: register 0x1f, bits 5..417	KSZ8081: register 0x1f, bits 5..418	KSZ8091: register 0x1f, bits 5..419	LAN8814: register EP5.0, bit 620 21	See the respective PHY datasheet for the mode values.22 23 - micrel,rmii-reference-clock-select-25-mhz: RMII Reference Clock Select24						bit selects 25 MHz mode25 26	Setting the RMII Reference Clock Select bit enables 25 MHz rather27	than 50 MHz clock mode.28 29	Note that this option in only needed for certain PHY revisions with a30	non-standard, inverted function of this configuration bit.31	Specifically, a clock reference ("rmii-ref" below) is always needed to32	actually select a mode.33 34 - clocks, clock-names: contains clocks according to the common clock bindings.35 36	supported clocks:37	- KSZ8021, KSZ8031, KSZ8081, KSZ8091: "rmii-ref": The RMII reference38	  input clock. Used to determine the XI input clock.39 40 - micrel,fiber-mode: If present the PHY is configured to operate in fiber mode41 42	Some PHYs, such as the KSZ8041FTL variant, support fiber mode, enabled43	by the FXEN boot strapping pin. It can't be determined from the PHY44	registers whether the PHY is in fiber mode, so this boolean device tree45	property can be used to describe it.46 47	In fiber mode, auto-negotiation is disabled and the PHY can only work in48	100base-fx (full and half duplex) modes.49 50 - coma-mode-gpios: If present the given gpio will be deasserted when the51		    PHY is probed.52 53	Some PHYs have a COMA mode input pin which puts the PHY into54	isolate and power-down mode. On some boards this input is connected55	to a GPIO of the SoC.56 57	Supported on the LAN8814.58