127 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2# Copyright (C) 2021 Texas Instruments Incorporated - http://www.ti.com/3%YAML 1.24---5$id: http://devicetree.org/schemas/pci/ti,am65-pci-host.yaml#6$schema: http://devicetree.org/meta-schemas/core.yaml#7 8title: TI AM65 PCI Host9 10maintainers:11 - Kishon Vijay Abraham I <kishon@ti.com>12 13allOf:14 - $ref: /schemas/pci/pci-host-bridge.yaml#15 16properties:17 compatible:18 enum:19 - ti,am654-pcie-rc20 - ti,keystone-pcie21 22 reg:23 maxItems: 424 25 reg-names:26 items:27 - const: app28 - const: dbics29 - const: config30 - const: atu31 32 interrupts:33 maxItems: 134 35 power-domains:36 maxItems: 137 38 ti,syscon-pcie-id:39 $ref: /schemas/types.yaml#/definitions/phandle-array40 items:41 - items:42 - description: Phandle to the SYSCON entry43 - description: pcie_device_id register offset within SYSCON44 description: Phandle to the SYSCON entry required for getting PCIe device/vendor ID45 46 ti,syscon-pcie-mode:47 $ref: /schemas/types.yaml#/definitions/phandle-array48 items:49 - items:50 - description: Phandle to the SYSCON entry51 - description: pcie_ctrl register offset within SYSCON52 description: Phandle to the SYSCON entry required for configuring PCIe in RC or EP mode.53 54 msi-map: true55 56 dma-coherent: true57 58 num-viewport:59 $ref: /schemas/types.yaml#/definitions/uint3260 61 phys:62 description: per-lane PHYs63 minItems: 164 maxItems: 265 66 phy-names:67 minItems: 168 maxItems: 269 items:70 pattern: '^pcie-phy[0-1]$'71 72required:73 - compatible74 - reg75 - reg-names76 - max-link-speed77 - ti,syscon-pcie-id78 - ti,syscon-pcie-mode79 - ranges80 81if:82 properties:83 compatible:84 enum:85 - ti,am654-pcie-rc86then:87 required:88 - dma-coherent89 - power-domains90 - msi-map91 - num-viewport92 93unevaluatedProperties: false94 95examples:96 - |97 #include <dt-bindings/interrupt-controller/arm-gic.h>98 #include <dt-bindings/interrupt-controller/irq.h>99 #include <dt-bindings/phy/phy.h>100 #include <dt-bindings/soc/ti,sci_pm_domain.h>101 102 pcie0_rc: pcie@5500000 {103 compatible = "ti,am654-pcie-rc";104 reg = <0x5500000 0x1000>,105 <0x5501000 0x1000>,106 <0x10000000 0x2000>,107 <0x5506000 0x1000>;108 reg-names = "app", "dbics", "config", "atu";109 power-domains = <&k3_pds 120 TI_SCI_PD_EXCLUSIVE>;110 #address-cells = <3>;111 #size-cells = <2>;112 ranges = <0x81000000 0 0 0x10020000 0 0x00010000>,113 <0x82000000 0 0x10030000 0x10030000 0 0x07FD0000>;114 ti,syscon-pcie-id = <&scm_conf 0x0210>;115 ti,syscon-pcie-mode = <&scm_conf 0x4060>;116 bus-range = <0x0 0xff>;117 num-viewport = <16>;118 max-link-speed = <2>;119 dma-coherent;120 interrupts = <GIC_SPI 340 IRQ_TYPE_EDGE_RISING>;121 msi-map = <0x0 &gic_its 0x0 0x10000>;122 device_type = "pci";123 num-lanes = <1>;124 phys = <&serdes0 PHY_TYPE_PCIE 0>;125 phy-names = "pcie-phy0";126 };127