56 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/phy/qcom,sa8775p-dwmac-sgmii-phy.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Qualcomm SerDes/SGMII ethernet PHY controller8 9maintainers:10 - Bartosz Golaszewski <bartosz.golaszewski@linaro.org>11 12description:13 The SerDes PHY sits between the MAC and the external PHY and provides14 separate Rx Tx lines.15 16properties:17 compatible:18 const: qcom,sa8775p-dwmac-sgmii-phy19 20 reg:21 items:22 - description: serdes23 24 clocks:25 maxItems: 126 27 clock-names:28 const: sgmi_ref29 30 phy-supply:31 description:32 Phandle to a regulator that provides power to the PHY.33 34 "#phy-cells":35 const: 036 37required:38 - compatible39 - reg40 - "#phy-cells"41 - clocks42 - clock-names43 44additionalProperties: false45 46examples:47 - |48 #include <dt-bindings/clock/qcom,sa8775p-gcc.h>49 serdes_phy: phy@8901000 {50 compatible = "qcom,sa8775p-dwmac-sgmii-phy";51 reg = <0x08901000 0xe10>;52 clocks = <&gcc GCC_SGMI_CLKREF_EN>;53 clock-names = "sgmi_ref";54 #phy-cells = <0>;55 };56