133 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/phy/socionext,uniphier-ahci-phy.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Socionext UniPhier AHCI PHY8 9description: |10 This describes the deivcetree bindings for PHY interfaces built into11 AHCI controller implemented on Socionext UniPhier SoCs.12 13maintainers:14 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com>15 16properties:17 compatible:18 enum:19 - socionext,uniphier-pro4-ahci-phy20 - socionext,uniphier-pxs2-ahci-phy21 - socionext,uniphier-pxs3-ahci-phy22 23 reg:24 maxItems: 125 26 "#phy-cells":27 const: 028 29 clocks:30 minItems: 131 maxItems: 232 33 clock-names:34 minItems: 135 maxItems: 636 37 resets:38 minItems: 239 maxItems: 640 41 reset-names:42 minItems: 243 maxItems: 644 45allOf:46 - if:47 properties:48 compatible:49 contains:50 const: socionext,uniphier-pro4-ahci-phy51 then:52 properties:53 clocks:54 minItems: 255 maxItems: 256 clock-names:57 items:58 - const: link59 - const: gio60 resets:61 minItems: 662 maxItems: 663 reset-names:64 items:65 - const: link66 - const: gio67 - const: phy68 - const: pm69 - const: tx70 - const: rx71 - if:72 properties:73 compatible:74 contains:75 const: socionext,uniphier-pxs2-ahci-phy76 then:77 properties:78 clocks:79 maxItems: 180 clock-names:81 const: link82 resets:83 minItems: 284 maxItems: 285 reset-names:86 items:87 - const: link88 - const: phy89 - if:90 properties:91 compatible:92 contains:93 const: socionext,uniphier-pxs3-ahci-phy94 then:95 properties:96 clocks:97 minItems: 298 maxItems: 299 clock-names:100 items:101 - const: link102 - const: phy103 resets:104 minItems: 2105 maxItems: 2106 reset-names:107 items:108 - const: link109 - const: phy110 111required:112 - compatible113 - reg114 - "#phy-cells"115 - clocks116 - clock-names117 - resets118 - reset-names119 120additionalProperties: false121 122examples:123 - |124 ahci_phy: phy@10 {125 compatible = "socionext,uniphier-pxs3-ahci-phy";126 reg = <0x10 0x10>;127 #phy-cells = <0>;128 clock-names = "link", "phy";129 clocks = <&sys_clk 28>, <&sys_clk 30>;130 reset-names = "link", "phy";131 resets = <&sys_rst 28>, <&sys_rst 30>;132 };133