brintos

brintos / linux-shallow public Read only

0
0
Text · 1.5 KiB · e45cdd9 Raw
64 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/phy/st,stih407-usb2-phy.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: STMicroelectronics STiH407 USB PHY controller8 9maintainers:10  - Patrice Chotard <patrice.chotard@foss.st.com>11 12description:13  The USB picoPHY device is the PHY for both USB2 and USB3 host controllers14  (when controlling usb2/1.1 devices) available on STiH407 SoC family from15  STMicroelectronics.16 17properties:18  compatible:19    const: st,stih407-usb2-phy20 21  st,syscfg:22    description: Phandle to the syscfg bank23    $ref: /schemas/types.yaml#/definitions/phandle-array24    items:25      - items:26          - description: phandle to syscfg27          - description: phyparam register offset28          - description: phyctrl register offset29 30  resets:31    items:32      - description: Phandle and reset specifier pair for the whole phy.33      - description: Phandle and reset specifier pair for the port.34 35  reset-names:36    items:37      - const: global38      - const: port39 40  "#phy-cells":41    const: 042 43required:44  - compatible45  - st,syscfg46  - resets47  - reset-names48  - "#phy-cells"49 50additionalProperties: false51 52examples:53  - |54    #include <dt-bindings/reset/stih407-resets.h>55    usb-phy {56        compatible = "st,stih407-usb2-phy";57        #phy-cells = <0>;58        st,syscfg = <&syscfg_core 0x100 0xf4>;59        resets = <&softreset STIH407_PICOPHY_SOFTRESET>,60                 <&picophyreset STIH407_PICOPHY0_RESET>;61        reset-names = "global", "port";62    };63...64