95 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/soc/imx/fsl,imx8mm-disp-blk-ctrl.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: NXP i.MX8MM DISP blk-ctrl8 9maintainers:10 - Lucas Stach <l.stach@pengutronix.de>11 12description:13 The i.MX8MM DISP blk-ctrl is a top-level peripheral providing access to14 the NoC and ensuring proper power sequencing of the display and MIPI CSI15 peripherals located in the DISP domain of the SoC.16 17properties:18 compatible:19 items:20 - const: fsl,imx8mm-disp-blk-ctrl21 - const: syscon22 23 reg:24 maxItems: 125 26 '#power-domain-cells':27 const: 128 29 power-domains:30 minItems: 531 maxItems: 532 33 power-domain-names:34 items:35 - const: bus36 - const: csi-bridge37 - const: lcdif38 - const: mipi-dsi39 - const: mipi-csi40 41 clocks:42 minItems: 1043 maxItems: 1044 45 clock-names:46 items:47 - const: csi-bridge-axi48 - const: csi-bridge-apb49 - const: csi-bridge-core50 - const: lcdif-axi51 - const: lcdif-apb52 - const: lcdif-pix53 - const: dsi-pclk54 - const: dsi-ref55 - const: csi-aclk56 - const: csi-pclk57 58required:59 - compatible60 - reg61 - power-domains62 - power-domain-names63 - clocks64 - clock-names65 66additionalProperties: false67 68examples:69 - |70 #include <dt-bindings/clock/imx8mm-clock.h>71 #include <dt-bindings/power/imx8mm-power.h>72 73 blk-ctrl@32e28000 {74 compatible = "fsl,imx8mm-disp-blk-ctrl", "syscon";75 reg = <0x32e28000 0x100>;76 power-domains = <&pgc_dispmix>, <&pgc_dispmix>, <&pgc_dispmix>,77 <&pgc_mipi>, <&pgc_mipi>;78 power-domain-names = "bus", "csi-bridge", "lcdif",79 "mipi-dsi", "mipi-csi";80 clocks = <&clk IMX8MM_CLK_DISP_AXI_ROOT>,81 <&clk IMX8MM_CLK_DISP_APB_ROOT>,82 <&clk IMX8MM_CLK_CSI1_ROOT>,83 <&clk IMX8MM_CLK_DISP_AXI_ROOT>,84 <&clk IMX8MM_CLK_DISP_APB_ROOT>,85 <&clk IMX8MM_CLK_DISP_ROOT>,86 <&clk IMX8MM_CLK_DSI_CORE>,87 <&clk IMX8MM_CLK_DSI_PHY_REF>,88 <&clk IMX8MM_CLK_CSI1_CORE>,89 <&clk IMX8MM_CLK_CSI1_PHY_REF>;90 clock-names = "csi-bridge-axi", "csi-bridge-apb", "csi-bridge-core",91 "lcdif-axi", "lcdif-apb", "lcdif-pix", "dsi-pclk",92 "dsi-ref", "csi-aclk", "csi-pclk";93 #power-domain-cells = <1>;94 };95