98 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/soc/imx/fsl,imx8mn-disp-blk-ctrl.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: NXP i.MX8MN DISP blk-ctrl8 9maintainers:10 - Lucas Stach <l.stach@pengutronix.de>11 12description:13 The i.MX8MN DISP blk-ctrl is a top-level peripheral providing access to14 the NoC and ensuring proper power sequencing of the display and MIPI CSI15 peripherals located in the DISP domain of the SoC.16 17properties:18 compatible:19 items:20 - const: fsl,imx8mn-disp-blk-ctrl21 - const: syscon22 23 reg:24 maxItems: 125 26 '#power-domain-cells':27 const: 128 29 power-domains:30 minItems: 531 maxItems: 532 33 power-domain-names:34 items:35 - const: bus36 - const: isi37 - const: lcdif38 - const: mipi-dsi39 - const: mipi-csi40 41 clocks:42 minItems: 1143 maxItems: 1144 45 clock-names:46 items:47 - const: disp_axi48 - const: disp_apb49 - const: disp_axi_root50 - const: disp_apb_root51 - const: lcdif-axi52 - const: lcdif-apb53 - const: lcdif-pix54 - const: dsi-pclk55 - const: dsi-ref56 - const: csi-aclk57 - const: csi-pclk58 59required:60 - compatible61 - reg62 - power-domains63 - power-domain-names64 - clocks65 - clock-names66 67additionalProperties: false68 69examples:70 - |71 #include <dt-bindings/clock/imx8mn-clock.h>72 #include <dt-bindings/power/imx8mn-power.h>73 74 blk-ctrl@32e28000 {75 compatible = "fsl,imx8mn-disp-blk-ctrl", "syscon";76 reg = <0x32e28000 0x100>;77 power-domains = <&pgc_dispmix>, <&pgc_dispmix>,78 <&pgc_dispmix>, <&pgc_mipi>,79 <&pgc_mipi>;80 power-domain-names = "bus", "isi", "lcdif", "mipi-dsi",81 "mipi-csi";82 clocks = <&clk IMX8MN_CLK_DISP_AXI>,83 <&clk IMX8MN_CLK_DISP_APB>,84 <&clk IMX8MN_CLK_DISP_AXI_ROOT>,85 <&clk IMX8MN_CLK_DISP_APB_ROOT>,86 <&clk IMX8MN_CLK_DISP_AXI_ROOT>,87 <&clk IMX8MN_CLK_DISP_APB_ROOT>,88 <&clk IMX8MN_CLK_DISP_PIXEL_ROOT>,89 <&clk IMX8MN_CLK_DSI_CORE>,90 <&clk IMX8MN_CLK_DSI_PHY_REF>,91 <&clk IMX8MN_CLK_CSI1_PHY_REF>,92 <&clk IMX8MN_CLK_CAMERA_PIXEL_ROOT>;93 clock-names = "disp_axi", "disp_apb", "disp_axi_root", "disp_apb_root",94 "lcdif-axi", "lcdif-apb", "lcdif-pix", "dsi-pclk",95 "dsi-ref", "csi-aclk", "csi-pclk";96 #power-domain-cells = <1>;97 };98