100 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/soc/imx/fsl,imx8mp-hdmi-blk-ctrl.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: NXP i.MX8MP HDMI blk-ctrl8 9maintainers:10 - Lucas Stach <l.stach@pengutronix.de>11 12description:13 The i.MX8MP HDMMI blk-ctrl is a top-level peripheral providing access to14 the NoC and ensuring proper power sequencing of the display pipeline15 peripherals located in the HDMI domain of the SoC.16 17properties:18 compatible:19 items:20 - const: fsl,imx8mp-hdmi-blk-ctrl21 - const: syscon22 23 reg:24 maxItems: 125 26 '#power-domain-cells':27 const: 128 29 power-domains:30 minItems: 1031 maxItems: 1032 33 power-domain-names:34 items:35 - const: bus36 - const: irqsteer37 - const: lcdif38 - const: pai39 - const: pvi40 - const: trng41 - const: hdmi-tx42 - const: hdmi-tx-phy43 - const: hdcp44 - const: hrv45 46 clocks:47 minItems: 548 maxItems: 549 50 clock-names:51 items:52 - const: apb53 - const: axi54 - const: ref_266m55 - const: ref_24m56 - const: fdcc57 58 interconnects:59 maxItems: 360 61 interconnect-names:62 items:63 - const: hrv64 - const: lcdif-hdmi65 - const: hdcp66 67required:68 - compatible69 - reg70 - power-domains71 - power-domain-names72 - clocks73 - clock-names74 75additionalProperties: false76 77examples:78 - |79 #include <dt-bindings/clock/imx8mp-clock.h>80 #include <dt-bindings/power/imx8mp-power.h>81 82 blk-ctrl@32fc0000 {83 compatible = "fsl,imx8mp-hdmi-blk-ctrl", "syscon";84 reg = <0x32fc0000 0x23c>;85 clocks = <&clk IMX8MP_CLK_HDMI_APB>,86 <&clk IMX8MP_CLK_HDMI_ROOT>,87 <&clk IMX8MP_CLK_HDMI_REF_266M>,88 <&clk IMX8MP_CLK_HDMI_24M>,89 <&clk IMX8MP_CLK_HDMI_FDCC_TST>;90 clock-names = "apb", "axi", "ref_266m", "ref_24m", "fdcc";91 power-domains = <&pgc_hdmimix>, <&pgc_hdmimix>, <&pgc_hdmimix>,92 <&pgc_hdmimix>, <&pgc_hdmimix>, <&pgc_hdmimix>,93 <&pgc_hdmimix>, <&pgc_hdmi_phy>,94 <&pgc_hdmimix>, <&pgc_hdmimix>;95 power-domain-names = "bus", "irqsteer", "lcdif", "pai", "pvi", "trng",96 "hdmi-tx", "hdmi-tx-phy",97 "hdcp", "hrv";98 #power-domain-cells = <1>;99 };100