57 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/soc/renesas/renesas,rzv2m-pwc.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Renesas RZ/V2M External Power Sequence Controller (PWC)8 9description: |+10 The PWC IP found in the RZ/V2M family of chips comes with the below11 capabilities12 - external power supply on/off sequence generation13 - on/off signal generation for the LPDDR4 core power supply (LPVDD)14 - key input signals processing15 - general-purpose output pins16 17maintainers:18 - Fabrizio Castro <fabrizio.castro.jz@renesas.com>19 20properties:21 compatible:22 items:23 - enum:24 - renesas,r9a09g011-pwc # RZ/V2M25 - renesas,r9a09g055-pwc # RZ/V2MA26 - const: renesas,rzv2m-pwc27 28 reg:29 maxItems: 130 31 gpio-controller: true32 33 '#gpio-cells':34 const: 235 36 renesas,rzv2m-pwc-power:37 description: The PWC is used to control the system power supplies.38 type: boolean39 40required:41 - compatible42 - reg43 - gpio-controller44 - '#gpio-cells'45 46additionalProperties: false47 48examples:49 - |50 pwc: pwc@a3700000 {51 compatible = "renesas,r9a09g011-pwc", "renesas,rzv2m-pwc";52 reg = <0xa3700000 0x800>;53 gpio-controller;54 #gpio-cells = <2>;55 renesas,rzv2m-pwc-power;56 };57