114 lines · yaml
1# SPDX-License-Identifier: GPL-2.0-only2%YAML 1.23---4$id: http://devicetree.org/schemas/sound/fsl,sgtl5000.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: Freescale SGTL5000 Stereo Codec8 9maintainers:10 - Fabio Estevam <festevam@gmail.com>11 12allOf:13 - $ref: dai-common.yaml#14 15properties:16 compatible:17 const: fsl,sgtl500018 19 reg:20 maxItems: 121 22 "#sound-dai-cells":23 const: 024 25 assigned-clock-parents: true26 assigned-clock-rates: true27 assigned-clocks: true28 29 clocks:30 items:31 - description: the clock provider of SYS_MCLK32 33 VDDA-supply:34 description: the regulator provider of VDDA35 36 VDDIO-supply:37 description: the regulator provider of VDDIO38 39 VDDD-supply:40 description: the regulator provider of VDDD41 42 micbias-resistor-k-ohms:43 description: The bias resistor to be used in kOhms. The resistor can take44 values of 2k, 4k or 8k. If set to 0 it will be off. If this node is not45 mentioned or if the value is unknown, then micbias resistor is set to46 4k.47 enum: [ 0, 2, 4, 8 ]48 49 micbias-voltage-m-volts:50 description: The bias voltage to be used in mVolts. The voltage can take51 values from 1.25V to 3V by 250mV steps. If this node is not mentioned52 or the value is unknown, then the value is set to 1.25V.53 $ref: /schemas/types.yaml#/definitions/uint3254 enum: [ 1250, 1500, 1750, 2000, 2250, 2500, 2750, 3000 ]55 56 lrclk-strength:57 description: |58 The LRCLK pad strength. Possible values are: 0, 1, 2 and 3 as per the59 table below:60 61 VDDIO 1.8V 2.5V 3.3V62 0 = Disable63 1 = 1.66 mA 2.87 mA 4.02 mA64 2 = 3.33 mA 5.74 mA 8.03 mA65 3 = 4.99 mA 8.61 mA 12.05 mA66 $ref: /schemas/types.yaml#/definitions/uint3267 enum: [ 0, 1, 2, 3 ]68 69 sclk-strength:70 description: |71 The SCLK pad strength. Possible values are: 0, 1, 2 and 3 as per the72 table below:73 74 VDDIO 1.8V 2.5V 3.3V75 0 = Disable76 1 = 1.66 mA 2.87 mA 4.02 mA77 2 = 3.33 mA 5.74 mA 8.03 mA78 3 = 4.99 mA 8.61 mA 12.05 mA79 $ref: /schemas/types.yaml#/definitions/uint3280 enum: [ 0, 1, 2, 3 ]81 82 port:83 $ref: audio-graph-port.yaml#84 unevaluatedProperties: false85 86required:87 - compatible88 - reg89 - "#sound-dai-cells"90 - clocks91 - VDDA-supply92 - VDDIO-supply93 94unevaluatedProperties: false95 96examples:97 - |98 i2c {99 #address-cells = <1>;100 #size-cells = <0>;101 102 codec@a {103 compatible = "fsl,sgtl5000";104 reg = <0x0a>;105 #sound-dai-cells = <0>;106 clocks = <&clks 150>;107 micbias-resistor-k-ohms = <2>;108 micbias-voltage-m-volts = <2250>;109 VDDA-supply = <®_3p3v>;110 VDDIO-supply = <®_3p3v>;111 };112 };113...114