brintos

brintos / linux-shallow public Read only

0
0
Text · 1.9 KiB · 3323d6a Raw
80 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-wm8753.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: NVIDIA Tegra audio complex with WM8753 CODEC8 9maintainers:10  - Jon Hunter <jonathanh@nvidia.com>11  - Thierry Reding <thierry.reding@gmail.com>12 13allOf:14  - $ref: nvidia,tegra-audio-common.yaml#15 16properties:17  compatible:18    items:19      - pattern: '^[a-z0-9]+,tegra-audio-wm8753(-[a-z0-9]+)+$'20      - const: nvidia,tegra-audio-wm875321 22  nvidia,audio-routing:23    $ref: /schemas/types.yaml#/definitions/non-unique-string-array24    description: |25      A list of the connections between audio components.26      Each entry is a pair of strings, the first being the connection's sink,27      the second being the connection's source. Valid names for sources and28      sinks are the pins (documented in the binding document),29      and the jacks on the board.30    minItems: 231    items:32      enum:33        # Board Connectors34        - Headphone Jack35        - Mic Jack36 37        # CODEC Pins38        - LOUT139        - LOUT240        - ROUT141        - ROUT242        - MONO143        - MONO244        - OUT345        - OUT446        - LINE147        - LINE248        - RXP49        - RXN50        - ACIN51        - ACOP52        - MIC1N53        - MIC154        - MIC2N55        - MIC256        - Mic Bias57 58required:59  - nvidia,i2s-controller60 61unevaluatedProperties: false62 63examples:64  - |65    sound {66        compatible = "nvidia,tegra-audio-wm8753-whistler",67                     "nvidia,tegra-audio-wm8753";68        nvidia,model = "tegra-wm8753-harmony";69 70        nvidia,audio-routing =71                "Headphone Jack", "LOUT1",72                "Headphone Jack", "ROUT1";73 74        nvidia,i2s-controller = <&i2s1>;75        nvidia,audio-codec = <&wm8753>;76 77        clocks = <&clk 112>, <&clk 113>, <&clk 93>;78        clock-names = "pll_a", "pll_a_out0", "mclk";79    };80