82 lines · yaml
1# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)2%YAML 1.23---4$id: http://devicetree.org/schemas/usb/ti,hd3ss3220.yaml#5$schema: http://devicetree.org/meta-schemas/core.yaml#6 7title: TI HD3SS3220 TypeC DRP Port Controller8 9maintainers:10 - Biju Das <biju.das.jz@bp.renesas.com>11 12description: |-13 HD3SS3220 is a USB SuperSpeed (SS) 2:1 mux with DRP port controller. The device provides Channel14 Configuration (CC) logic and 5V VCONN sourcing for ecosystems implementing USB Type-C. The15 HD3SS3220 can be configured as a Downstream Facing Port (DFP), Upstream Facing Port (UFP) or a16 Dual Role Port (DRP) making it ideal for any application.17 18properties:19 compatible:20 const: ti,hd3ss322021 22 reg:23 maxItems: 124 25 interrupts:26 maxItems: 127 28 ports:29 $ref: /schemas/graph.yaml#/properties/ports30 description: OF graph bindings (specified in bindings/graph.txt) that model31 SS data bus to the SS capable connector.32 33 properties:34 port@0:35 $ref: /schemas/graph.yaml#/properties/port36 description: Super Speed (SS) MUX inputs connected to SS capable connector.37 38 port@1:39 $ref: /schemas/graph.yaml#/properties/port40 description: Output of 2:1 MUX connected to Super Speed (SS) data bus.41 42 required:43 - port@044 - port@145 46required:47 - compatible48 - reg49 50additionalProperties: false51 52examples:53 - |54 i2c {55 #address-cells = <1>;56 #size-cells = <0>;57 58 hd3ss3220@47 {59 compatible = "ti,hd3ss3220";60 reg = <0x47>;61 interrupt-parent = <&gpio6>;62 interrupts = <3>;63 64 ports {65 #address-cells = <1>;66 #size-cells = <0>;67 port@0 {68 reg = <0>;69 hd3ss3220_in_ep: endpoint {70 remote-endpoint = <&ss_ep>;71 };72 };73 port@1 {74 reg = <1>;75 hd3ss3220_out_ep: endpoint {76 remote-endpoint = <&usb3_role_switch>;77 };78 };79 };80 };81 };82