brintos

brintos / linux-shallow public Read only

0
0
Text · 8.4 KiB · 01dcb95 Raw
209 lines · plain
1===========================2SoundWire Subsystem Summary3===========================4 5SoundWire is a new interface ratified in 2015 by the MIPI Alliance.6SoundWire is used for transporting data typically related to audio7functions. SoundWire interface is optimized to integrate audio devices in8mobile or mobile inspired systems.9 10SoundWire is a 2-pin multi-drop interface with data and clock line. It11facilitates development of low cost, efficient, high performance systems.12Broad level key features of SoundWire interface include:13 14 (1) Transporting all of payload data channels, control information, and setup15     commands over a single two-pin interface.16 17 (2) Lower clock frequency, and hence lower power consumption, by use of DDR18     (Dual Data Rate) data transmission.19 20 (3) Clock scaling and optional multiple data lanes to give wide flexibility21     in data rate to match system requirements.22 23 (4) Device status monitoring, including interrupt-style alerts to the Master.24 25The SoundWire protocol supports up to eleven Slave interfaces. All the26interfaces share the common Bus containing data and clock line. Each of the27Slaves can support up to 14 Data Ports. 13 Data Ports are dedicated to audio28transport. Data Port0 is dedicated to transport of Bulk control information,29each of the audio Data Ports (1..14) can support up to 8 Channels in30transmit or receiving mode (typically fixed direction but configurable31direction is enabled by the specification).  Bandwidth restrictions to32~19.2..24.576Mbits/s don't however allow for 11*13*8 channels to be33transmitted simultaneously.34 35Below figure shows an example of connectivity between a SoundWire Master and36two Slave devices. ::37 38        +---------------+                                       +---------------+39        |               |                       Clock Signal    |               |40        |    Master     |-------+-------------------------------|    Slave      |41        |   Interface   |       |               Data Signal     |  Interface 1  |42        |               |-------|-------+-----------------------|               |43        +---------------+       |       |                       +---------------+44                                |       |45                                |       |46                                |       |47                             +--+-------+--+48                             |             |49                             |   Slave     |50                             | Interface 2 |51                             |             |52                             +-------------+53 54 55Terminology56===========57 58The MIPI SoundWire specification uses the term 'device' to refer to a Master59or Slave interface, which of course can be confusing. In this summary and60code we use the term interface only to refer to the hardware. We follow the61Linux device model by mapping each Slave interface connected on the bus as a62device managed by a specific driver. The Linux SoundWire subsystem provides63a framework to implement a SoundWire Slave driver with an API allowing643rd-party vendors to enable implementation-defined functionality while65common setup/configuration tasks are handled by the bus.66 67Bus:68Implements SoundWire Linux Bus which handles the SoundWire protocol.69Programs all the MIPI-defined Slave registers. Represents a SoundWire70Master. Multiple instances of Bus may be present in a system.71 72Slave:73Registers as SoundWire Slave device (Linux Device). Multiple Slave devices74can register to a Bus instance.75 76Slave driver:77Driver controlling the Slave device. MIPI-specified registers are controlled78directly by the Bus (and transmitted through the Master driver/interface).79Any implementation-defined Slave register is controlled by Slave driver. In80practice, it is expected that the Slave driver relies on regmap and does not81request direct register access.82 83Programming interfaces (SoundWire Master interface Driver)84==========================================================85 86SoundWire Bus supports programming interfaces for the SoundWire Master87implementation and SoundWire Slave devices. All the code uses the "sdw"88prefix commonly used by SoC designers and 3rd party vendors.89 90Each of the SoundWire Master interfaces needs to be registered to the Bus.91Bus implements API to read standard Master MIPI properties and also provides92callback in Master ops for Master driver to implement its own functions that93provides capabilities information. DT support is not implemented at this94time but should be trivial to add since capabilities are enabled with the95``device_property_`` API.96 97The Master interface along with the Master interface capabilities are98registered based on board file, DT or ACPI.99 100Following is the Bus API to register the SoundWire Bus:101 102.. code-block:: c103 104	int sdw_bus_master_add(struct sdw_bus *bus,105				struct device *parent,106				struct fwnode_handle)107	{108		sdw_master_device_add(bus, parent, fwnode);109 110		mutex_init(&bus->lock);111		INIT_LIST_HEAD(&bus->slaves);112 113		/* Check ACPI for Slave devices */114		sdw_acpi_find_slaves(bus);115 116		/* Check DT for Slave devices */117		sdw_of_find_slaves(bus);118 119		return 0;120	}121 122This will initialize sdw_bus object for Master device. "sdw_master_ops" and123"sdw_master_port_ops" callback functions are provided to the Bus.124 125"sdw_master_ops" is used by Bus to control the Bus in the hardware specific126way. It includes Bus control functions such as sending the SoundWire127read/write messages on Bus, setting up clock frequency & Stream128Synchronization Point (SSP). The "sdw_master_ops" structure abstracts the129hardware details of the Master from the Bus.130 131"sdw_master_port_ops" is used by Bus to setup the Port parameters of the132Master interface Port. Master interface Port register map is not defined by133MIPI specification, so Bus calls the "sdw_master_port_ops" callback134function to do Port operations like "Port Prepare", "Port Transport params135set", "Port enable and disable". The implementation of the Master driver can136then perform hardware-specific configurations.137 138Programming interfaces (SoundWire Slave Driver)139===============================================140 141The MIPI specification requires each Slave interface to expose a unique14248-bit identifier, stored in 6 read-only dev_id registers. This dev_id143identifier contains vendor and part information, as well as a field enabling144to differentiate between identical components. An additional class field is145currently unused. Slave driver is written for a specific vendor and part146identifier, Bus enumerates the Slave device based on these two ids.147Slave device and driver match is done based on these two ids . Probe148of the Slave driver is called by Bus on successful match between device and149driver id. A parent/child relationship is enforced between Master and Slave150devices (the logical representation is aligned with the physical151connectivity).152 153The information on Master/Slave dependencies is stored in platform data,154board-file, ACPI or DT. The MIPI Software specification defines additional155link_id parameters for controllers that have multiple Master interfaces. The156dev_id registers are only unique in the scope of a link, and the link_id157unique in the scope of a controller. Both dev_id and link_id are not158necessarily unique at the system level but the parent/child information is159used to avoid ambiguity.160 161.. code-block:: c162 163	static const struct sdw_device_id slave_id[] = {164	        SDW_SLAVE_ENTRY(0x025d, 0x700, 0),165	        {},166	};167	MODULE_DEVICE_TABLE(sdw, slave_id);168 169	static struct sdw_driver slave_sdw_driver = {170	        .driver = {171	                   .name = "slave_xxx",172	                   .pm = &slave_runtime_pm,173	                   },174		.probe = slave_sdw_probe,175		.remove = slave_sdw_remove,176		.ops = &slave_slave_ops,177		.id_table = slave_id,178	};179 180 181For capabilities, Bus implements API to read standard Slave MIPI properties182and also provides callback in Slave ops for Slave driver to implement own183function that provides capabilities information. Bus needs to know a set of184Slave capabilities to program Slave registers and to control the Bus185reconfigurations.186 187Future enhancements to be done188==============================189 190 (1) Bulk Register Access (BRA) transfers.191 192 193 (2) Multiple data lane support.194 195Links196=====197 198SoundWire MIPI specification 1.1 is available at:199https://members.mipi.org/wg/All-Members/document/70290200 201SoundWire MIPI DisCo (Discovery and Configuration) specification is202available at:203https://www.mipi.org/specifications/mipi-disco-soundwire204 205(publicly accessible with registration or directly accessible to MIPI206members)207 208MIPI Alliance Manufacturer ID Page: mid.mipi.org209