54 lines · plain
1Kernel driver powr12202======================3 4Supported chips:5 6 * Lattice POWR1220AT87 8 Prefix: 'powr1220'9 10 Addresses scanned: none11 12 Datasheet: Publicly available at the Lattice website13 14 http://www.latticesemi.com/15 16Author: Scott Kanowitz <scott.kanowitz@gmail.com>17 18Description19-----------20 21This driver supports the Lattice POWR1220AT8 chip. The POWR122022includes voltage monitoring for 14 inputs as well as trim settings23for output voltages and GPIOs. This driver implements the voltage24monitoring portion of the chip.25 26Voltages are sampled by a 12-bit ADC with a step size of 2 mV.27An in-line attenuator allows measurements from 0 to 6 V. The28attenuator is enabled or disabled depending on the setting of the29input's max value. The driver will enable the attenuator for any30value over the low measurement range maximum of 2 V.31 32The input naming convention is as follows:33 34============== ========35driver name pin name36============== ========37in0 VMON138in1 VMON239in2 VMON340in2 VMON441in4 VMON542in5 VMON643in6 VMON744in7 VMON845in8 VMON946in9 VMON1047in10 VMON1148in11 VMON1249in12 VCCA50in13 VCCINP51============== ========52 53The ADC readings are updated on request with a minimum period of 1s.54