brintos

brintos / linux-shallow public Read only

0
0
Text · 706 B · 0cf16b8 Raw
20 lines · plain
1# SPDX-License-Identifier: GPL-2.02config CLK_INTEL_SOCFPGA3	bool "Intel SoCFPGA family clock support" if COMPILE_TEST && !ARCH_INTEL_SOCFPGA4	default ARCH_INTEL_SOCFPGA5	help6	  Support for the clock controllers present on Intel SoCFPGA and eASIC7	  devices like Aria, Cyclone, Stratix 10, Agilex and N5X eASIC.8 9if CLK_INTEL_SOCFPGA10 11config CLK_INTEL_SOCFPGA3212	bool "Intel Aria / Cyclone clock controller support" if COMPILE_TEST && (!ARM || !ARCH_INTEL_SOCFPGA)13	default ARM && ARCH_INTEL_SOCFPGA14 15config CLK_INTEL_SOCFPGA6416	bool "Intel Stratix / Agilex / N5X clock controller support" if COMPILE_TEST && (!ARM64 || !ARCH_INTEL_SOCFPGA)17	default ARM64 && ARCH_INTEL_SOCFPGA18 19endif # CLK_INTEL_SOCFPGA20