brintos

brintos / linux-shallow public Read only

0
0
Text · 2.2 KiB · c0994a2 Raw
77 lines · c
1/* SPDX-License-Identifier: GPL-2.0-only */2/*3 * Freescale Memory Controller kernel module4 *5 * Support  Power-based SoCs including MPC85xx, MPC86xx, MPC83xx and6 * ARM-based Layerscape SoCs including LS2xxx and LS1021A. Originally7 * split out from mpc85xx_edac EDAC driver.8 *9 * Author: Dave Jiang <djiang@mvista.com>10 *11 * 2006-2007 (c) MontaVista Software, Inc.12 */13#ifndef _FSL_DDR_EDAC_H_14#define _FSL_DDR_EDAC_H_15 16#define fsl_mc_printk(mci, level, fmt, arg...) \17	edac_mc_chipset_printk(mci, level, "FSL_DDR", fmt, ##arg)18 19/*20 * DRAM error defines21 */22 23/* DDR_SDRAM_CFG */24#define FSL_MC_DDR_SDRAM_CFG	0x011025#define FSL_MC_CS_BNDS_0		0x000026#define FSL_MC_CS_BNDS_OFS		0x000827 28#define FSL_MC_DATA_ERR_INJECT_HI	0x0e0029#define FSL_MC_DATA_ERR_INJECT_LO	0x0e0430#define FSL_MC_ECC_ERR_INJECT	0x0e0831#define FSL_MC_CAPTURE_DATA_HI	0x0e2032#define FSL_MC_CAPTURE_DATA_LO	0x0e2433#define FSL_MC_CAPTURE_ECC		0x0e2834#define FSL_MC_ERR_DETECT		0x0e4035#define FSL_MC_ERR_DISABLE		0x0e4436#define FSL_MC_ERR_INT_EN		0x0e4837#define FSL_MC_CAPTURE_ATRIBUTES	0x0e4c38#define FSL_MC_CAPTURE_ADDRESS	0x0e5039#define FSL_MC_CAPTURE_EXT_ADDRESS	0x0e5440#define FSL_MC_ERR_SBE		0x0e5841 42#define DSC_MEM_EN	0x8000000043#define DSC_ECC_EN	0x2000000044#define DSC_RD_EN	0x1000000045#define DSC_DBW_MASK	0x0018000046#define DSC_DBW_32	0x0008000047#define DSC_DBW_64	0x0000000048 49#define DSC_SDTYPE_MASK		0x0700000050#define DSC_X32_EN	0x0000002051 52/* Err_Int_En */53#define DDR_EIE_MSEE	0x1	/* memory select */54#define DDR_EIE_SBEE	0x4	/* single-bit ECC error */55#define DDR_EIE_MBEE	0x8	/* multi-bit ECC error */56 57/* Err_Detect */58#define DDR_EDE_MSE		0x1	/* memory select */59#define DDR_EDE_SBE		0x4	/* single-bit ECC error */60#define DDR_EDE_MBE		0x8	/* multi-bit ECC error */61#define DDR_EDE_MME		0x80000000	/* multiple memory errors */62 63/* Err_Disable */64#define DDR_EDI_MSED	0x1	/* memory select disable */65#define	DDR_EDI_SBED	0x4	/* single-bit ECC error disable */66#define	DDR_EDI_MBED	0x8	/* multi-bit ECC error disable */67 68struct fsl_mc_pdata {69	char *name;70	int edac_idx;71	void __iomem *mc_vbase;72	int irq;73};74int fsl_mc_err_probe(struct platform_device *op);75void fsl_mc_err_remove(struct platform_device *op);76#endif77