59 lines · c
1/*2 * Copyright 2017 Advanced Micro Devices, Inc.3 *4 * Permission is hereby granted, free of charge, to any person obtaining a5 * copy of this software and associated documentation files (the "Software"),6 * to deal in the Software without restriction, including without limitation7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,8 * and/or sell copies of the Software, and to permit persons to whom the9 * Software is furnished to do so, subject to the following conditions:10 *11 * The above copyright notice and this permission notice shall be included in12 * all copies or substantial portions of the Software.13 *14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR20 * OTHER DEALINGS IN THE SOFTWARE.21 */22 23#ifndef __MXGPU_VI_H__24#define __MXGPU_VI_H__25 26#define VI_MAILBOX_TIMEDOUT 1200027#define VI_MAILBOX_RESET_TIME 1228 29/* VI mailbox messages request */30enum idh_request {31 IDH_REQ_GPU_INIT_ACCESS = 1,32 IDH_REL_GPU_INIT_ACCESS,33 IDH_REQ_GPU_FINI_ACCESS,34 IDH_REL_GPU_FINI_ACCESS,35 IDH_REQ_GPU_RESET_ACCESS,36 37 IDH_LOG_VF_ERROR = 200,38};39 40/* VI mailbox messages data */41enum idh_event {42 IDH_CLR_MSG_BUF = 0,43 IDH_READY_TO_ACCESS_GPU,44 IDH_FLR_NOTIFICATION,45 IDH_FLR_NOTIFICATION_CMPL,46 47 IDH_TEXT_MESSAGE = 25548};49 50extern const struct amdgpu_virt_ops xgpu_vi_virt_ops;51 52void xgpu_vi_init_golden_registers(struct amdgpu_device *adev);53void xgpu_vi_mailbox_set_irq_funcs(struct amdgpu_device *adev);54int xgpu_vi_mailbox_add_irq_id(struct amdgpu_device *adev);55int xgpu_vi_mailbox_get_irq(struct amdgpu_device *adev);56void xgpu_vi_mailbox_put_irq(struct amdgpu_device *adev);57 58#endif59