146 lines · c
1/*2 * Copyright 2016 Advanced Micro Devices, Inc.3 *4 * Permission is hereby granted, free of charge, to any person obtaining a5 * copy of this software and associated documentation files (the "Software"),6 * to deal in the Software without restriction, including without limitation7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,8 * and/or sell copies of the Software, and to permit persons to whom the9 * Software is furnished to do so, subject to the following conditions:10 *11 * The above copyright notice and this permission notice shall be included in12 * all copies or substantial portions of the Software.13 *14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR20 * OTHER DEALINGS IN THE SOFTWARE.21 *22 * Authors: AMD23 *24 */25 26#include "dce110/dce110_hwseq.h"27#include "dcn10/dcn10_hwseq.h"28#include "dcn20/dcn20_hwseq.h"29 30#include "dcn20_init.h"31 32static const struct hw_sequencer_funcs dcn20_funcs = {33 .program_gamut_remap = dcn10_program_gamut_remap,34 .init_hw = dcn10_init_hw,35 .power_down_on_boot = dcn10_power_down_on_boot,36 .apply_ctx_to_hw = dce110_apply_ctx_to_hw,37 .apply_ctx_for_surface = NULL,38 .program_front_end_for_ctx = dcn20_program_front_end_for_ctx,39 .wait_for_pending_cleared = dcn10_wait_for_pending_cleared,40 .post_unlock_program_front_end = dcn20_post_unlock_program_front_end,41 .update_plane_addr = dcn20_update_plane_addr,42 .update_dchub = dcn10_update_dchub,43 .update_pending_status = dcn10_update_pending_status,44 .program_output_csc = dcn20_program_output_csc,45 .enable_accelerated_mode = dce110_enable_accelerated_mode,46 .enable_timing_synchronization = dcn10_enable_timing_synchronization,47 .enable_vblanks_synchronization = dcn10_enable_vblanks_synchronization,48 .enable_per_frame_crtc_position_reset = dcn10_enable_per_frame_crtc_position_reset,49 .update_info_frame = dce110_update_info_frame,50 .send_immediate_sdp_message = dcn10_send_immediate_sdp_message,51 .enable_stream = dcn20_enable_stream,52 .disable_stream = dce110_disable_stream,53 .unblank_stream = dcn20_unblank_stream,54 .blank_stream = dce110_blank_stream,55 .enable_audio_stream = dce110_enable_audio_stream,56 .disable_audio_stream = dce110_disable_audio_stream,57 .disable_plane = dcn20_disable_plane,58 .pipe_control_lock = dcn20_pipe_control_lock,59 .interdependent_update_lock = dcn10_lock_all_pipes,60 .cursor_lock = dcn10_cursor_lock,61 .prepare_bandwidth = dcn20_prepare_bandwidth,62 .optimize_bandwidth = dcn20_optimize_bandwidth,63 .update_bandwidth = dcn20_update_bandwidth,64 .set_drr = dcn10_set_drr,65 .get_position = dcn10_get_position,66 .set_static_screen_control = dcn10_set_static_screen_control,67 .setup_stereo = dcn10_setup_stereo,68 .set_avmute = dce110_set_avmute,69 .log_hw_state = dcn10_log_hw_state,70 .log_color_state = dcn20_log_color_state,71 .get_hw_state = dcn10_get_hw_state,72 .clear_status_bits = dcn10_clear_status_bits,73 .wait_for_mpcc_disconnect = dcn10_wait_for_mpcc_disconnect,74 .edp_backlight_control = dce110_edp_backlight_control,75 .edp_power_control = dce110_edp_power_control,76 .edp_wait_for_hpd_ready = dce110_edp_wait_for_hpd_ready,77 .set_cursor_position = dcn10_set_cursor_position,78 .set_cursor_attribute = dcn10_set_cursor_attribute,79 .set_cursor_sdr_white_level = dcn10_set_cursor_sdr_white_level,80 .setup_periodic_interrupt = dcn10_setup_periodic_interrupt,81 .set_clock = dcn10_set_clock,82 .get_clock = dcn10_get_clock,83 .program_triplebuffer = dcn20_program_triple_buffer,84 .enable_writeback = dcn20_enable_writeback,85 .disable_writeback = dcn20_disable_writeback,86 .dmdata_status_done = dcn20_dmdata_status_done,87 .program_dmdata_engine = dcn20_program_dmdata_engine,88 .set_dmdata_attributes = dcn20_set_dmdata_attributes,89 .init_sys_ctx = dcn20_init_sys_ctx,90 .init_vm_ctx = dcn20_init_vm_ctx,91 .set_flip_control_gsl = dcn20_set_flip_control_gsl,92 .get_vupdate_offset_from_vsync = dcn10_get_vupdate_offset_from_vsync,93 .calc_vupdate_position = dcn10_calc_vupdate_position,94 .set_backlight_level = dce110_set_backlight_level,95 .set_abm_immediate_disable = dce110_set_abm_immediate_disable,96 .set_pipe = dce110_set_pipe,97 .enable_lvds_link_output = dce110_enable_lvds_link_output,98 .enable_tmds_link_output = dce110_enable_tmds_link_output,99 .enable_dp_link_output = dce110_enable_dp_link_output,100 .disable_link_output = dce110_disable_link_output,101 .set_disp_pattern_generator = dcn20_set_disp_pattern_generator,102 .get_dcc_en_bits = dcn10_get_dcc_en_bits,103 .update_visual_confirm_color = dcn10_update_visual_confirm_color,104};105 106static const struct hwseq_private_funcs dcn20_private_funcs = {107 .init_pipes = dcn10_init_pipes,108 .plane_atomic_disconnect = dcn10_plane_atomic_disconnect,109 .update_mpcc = dcn20_update_mpcc,110 .set_input_transfer_func = dcn20_set_input_transfer_func,111 .set_output_transfer_func = dcn20_set_output_transfer_func,112 .power_down = dce110_power_down,113 .enable_display_power_gating = dcn10_dummy_display_power_gating,114 .blank_pixel_data = dcn20_blank_pixel_data,115 .reset_hw_ctx_wrap = dcn20_reset_hw_ctx_wrap,116 .enable_stream_timing = dcn20_enable_stream_timing,117 .edp_backlight_control = dce110_edp_backlight_control,118 .disable_stream_gating = dcn20_disable_stream_gating,119 .enable_stream_gating = dcn20_enable_stream_gating,120 .setup_vupdate_interrupt = dcn20_setup_vupdate_interrupt,121 .did_underflow_occur = dcn10_did_underflow_occur,122 .init_blank = dcn20_init_blank,123 .disable_vga = dcn20_disable_vga,124 .bios_golden_init = dcn10_bios_golden_init,125 .plane_atomic_disable = dcn20_plane_atomic_disable,126 .plane_atomic_power_down = dcn10_plane_atomic_power_down,127 .enable_power_gating_plane = dcn20_enable_power_gating_plane,128 .dpp_pg_control = dcn20_dpp_pg_control,129 .hubp_pg_control = dcn20_hubp_pg_control,130 .update_odm = dcn20_update_odm,131 .dsc_pg_control = dcn20_dsc_pg_control,132 .set_hdr_multiplier = dcn10_set_hdr_multiplier,133 .verify_allow_pstate_change_high = dcn10_verify_allow_pstate_change_high,134 .wait_for_blank_complete = dcn20_wait_for_blank_complete,135 .dccg_init = dcn20_dccg_init,136 .set_blend_lut = dcn20_set_blend_lut,137 .set_shaper_3dlut = dcn20_set_shaper_3dlut,138};139 140void dcn20_hw_sequencer_construct(struct dc *dc)141{142 dc->hwss = dcn20_funcs;143 dc->hwseq->funcs = dcn20_private_funcs;144 145}146