brintos

brintos / linux-shallow public Read only

0
0
Text · 15.2 KiB · fa49fe5 Raw
409 lines · c
1/* SPDX-License-Identifier: GPL-2.0-only */2/*3 * Register definition file for Samsung MFC V6.x Interface (FIMV) driver4 *5 * Copyright (c) 2012 Samsung Electronics Co., Ltd.6 *		http://www.samsung.com/7 */8 9#ifndef _REGS_FIMV_V6_H10#define _REGS_FIMV_V6_H11 12#include <linux/kernel.h>13#include <linux/sizes.h>14 15#define S5P_FIMV_REG_SIZE_V6	(S5P_FIMV_END_ADDR - S5P_FIMV_START_ADDR)16#define S5P_FIMV_REG_COUNT_V6	((S5P_FIMV_END_ADDR - S5P_FIMV_START_ADDR) / 4)17 18/* Number of bits that the buffer address should be shifted for particular19 * MFC buffers.  */20#define S5P_FIMV_MEM_OFFSET_V6		021 22#define S5P_FIMV_START_ADDR_V6		0x000023#define S5P_FIMV_END_ADDR_V6		0xfd8024 25#define S5P_FIMV_REG_CLEAR_BEGIN_V6	0xf00026#define S5P_FIMV_REG_CLEAR_COUNT_V6	102427 28/* Codec Common Registers */29#define S5P_FIMV_RISC_ON_V6			0x000030#define S5P_FIMV_RISC2HOST_INT_V6		0x003C31#define S5P_FIMV_HOST2RISC_INT_V6		0x004432#define S5P_FIMV_RISC_BASE_ADDRESS_V6		0x005433 34#define S5P_FIMV_MFC_RESET_V6			0x107035 36#define S5P_FIMV_HOST2RISC_CMD_V6		0x110037#define S5P_FIMV_H2R_CMD_EMPTY_V6		038#define S5P_FIMV_H2R_CMD_SYS_INIT_V6		139#define S5P_FIMV_H2R_CMD_OPEN_INSTANCE_V6	240#define S5P_FIMV_CH_SEQ_HEADER_V6		341#define S5P_FIMV_CH_INIT_BUFS_V6		442#define S5P_FIMV_CH_FRAME_START_V6		543#define S5P_FIMV_H2R_CMD_CLOSE_INSTANCE_V6	644#define S5P_FIMV_H2R_CMD_SLEEP_V6		745#define S5P_FIMV_H2R_CMD_WAKEUP_V6		846#define S5P_FIMV_CH_LAST_FRAME_V6		947#define S5P_FIMV_H2R_CMD_FLUSH_V6		1048/* RMVME: REALLOC used? */49#define S5P_FIMV_CH_FRAME_START_REALLOC_V6	550 51#define S5P_FIMV_RISC2HOST_CMD_V6		0x110452#define S5P_FIMV_R2H_CMD_EMPTY_V6		053#define S5P_FIMV_R2H_CMD_SYS_INIT_RET_V6	154#define S5P_FIMV_R2H_CMD_OPEN_INSTANCE_RET_V6	255#define S5P_FIMV_R2H_CMD_SEQ_DONE_RET_V6	356#define S5P_FIMV_R2H_CMD_INIT_BUFFERS_RET_V6	457 58#define S5P_FIMV_R2H_CMD_CLOSE_INSTANCE_RET_V6	659#define S5P_FIMV_R2H_CMD_SLEEP_RET_V6		760#define S5P_FIMV_R2H_CMD_WAKEUP_RET_V6		861#define S5P_FIMV_R2H_CMD_COMPLETE_SEQ_RET_V6	962#define S5P_FIMV_R2H_CMD_DPB_FLUSH_RET_V6	1063#define S5P_FIMV_R2H_CMD_NAL_ABORT_RET_V6	1164#define S5P_FIMV_R2H_CMD_FW_STATUS_RET_V6	1265#define S5P_FIMV_R2H_CMD_FRAME_DONE_RET_V6	1366#define S5P_FIMV_R2H_CMD_FIELD_DONE_RET_V6	1467#define S5P_FIMV_R2H_CMD_SLICE_DONE_RET_V6	1568#define S5P_FIMV_R2H_CMD_ENC_BUFFER_FUL_RET_V6	1669#define S5P_FIMV_R2H_CMD_ERR_RET_V6		3270 71#define S5P_FIMV_MFC_BUS_RESET_CTRL            0x711072#define S5P_FIMV_FW_VERSION_V6			0xf00073 74#define S5P_FIMV_INSTANCE_ID_V6			0xf00875#define S5P_FIMV_CODEC_TYPE_V6			0xf00c76#define S5P_FIMV_CONTEXT_MEM_ADDR_V6		0xf01477#define S5P_FIMV_CONTEXT_MEM_SIZE_V6		0xf01878#define S5P_FIMV_PIXEL_FORMAT_V6		0xf02079 80#define S5P_FIMV_METADATA_ENABLE_V6		0xf02481#define S5P_FIMV_DBG_BUFFER_ADDR_V6		0xf03082#define S5P_FIMV_DBG_BUFFER_SIZE_V6		0xf03483#define S5P_FIMV_RET_INSTANCE_ID_V6		0xf07084 85#define S5P_FIMV_ERROR_CODE_V6			0xf07486#define S5P_FIMV_ERR_WARNINGS_START_V6		16087#define S5P_FIMV_ERR_DEC_MASK_V6		0xffff88#define S5P_FIMV_ERR_DEC_SHIFT_V6		089#define S5P_FIMV_ERR_DSPL_MASK_V6		0xffff000090#define S5P_FIMV_ERR_DSPL_SHIFT_V6		1691 92#define S5P_FIMV_DBG_BUFFER_OUTPUT_SIZE_V6	0xf07893#define S5P_FIMV_METADATA_STATUS_V6		0xf07C94#define S5P_FIMV_METADATA_ADDR_MB_INFO_V6	0xf08095#define S5P_FIMV_METADATA_SIZE_MB_INFO_V6	0xf08496 97/* Decoder Registers */98#define S5P_FIMV_D_CRC_CTRL_V6			0xf0b099#define S5P_FIMV_D_DEC_OPTIONS_V6		0xf0b4100#define S5P_FIMV_D_OPT_FMO_ASO_CTRL_MASK_V6	4101#define S5P_FIMV_D_OPT_DDELAY_EN_SHIFT_V6	3102#define S5P_FIMV_D_OPT_LF_CTRL_SHIFT_V6		1103#define S5P_FIMV_D_OPT_LF_CTRL_MASK_V6		0x3104#define S5P_FIMV_D_OPT_TILE_MODE_SHIFT_V6	0105 106#define S5P_FIMV_D_DISPLAY_DELAY_V6		0xf0b8107 108#define S5P_FIMV_D_SET_FRAME_WIDTH_V6		0xf0bc109#define S5P_FIMV_D_SET_FRAME_HEIGHT_V6		0xf0c0110 111#define S5P_FIMV_D_SEI_ENABLE_V6		0xf0c4112 113/* Buffer setting registers */114#define S5P_FIMV_D_MIN_NUM_DPB_V6		0xf0f0115#define S5P_FIMV_D_MIN_LUMA_DPB_SIZE_V6		0xf0f4116#define S5P_FIMV_D_MIN_CHROMA_DPB_SIZE_V6	0xf0f8117#define S5P_FIMV_D_MVC_NUM_VIEWS_V6		0xf0fc118#define S5P_FIMV_D_MIN_NUM_MV_V6		0xf100119#define S5P_FIMV_D_NUM_DPB_V6			0xf130120#define S5P_FIMV_D_LUMA_DPB_SIZE_V6		0xf134121#define S5P_FIMV_D_CHROMA_DPB_SIZE_V6		0xf138122#define S5P_FIMV_D_MV_BUFFER_SIZE_V6		0xf13c123 124#define S5P_FIMV_D_LUMA_DPB_V6			0xf140125#define S5P_FIMV_D_CHROMA_DPB_V6		0xf240126#define S5P_FIMV_D_MV_BUFFER_V6			0xf340127 128#define S5P_FIMV_D_SCRATCH_BUFFER_ADDR_V6	0xf440129#define S5P_FIMV_D_SCRATCH_BUFFER_SIZE_V6	0xf444130#define S5P_FIMV_D_METADATA_BUFFER_ADDR_V6	0xf448131#define S5P_FIMV_D_METADATA_BUFFER_SIZE_V6	0xf44c132#define S5P_FIMV_D_NUM_MV_V6			0xf478133#define S5P_FIMV_D_CPB_BUFFER_ADDR_V6		0xf4b0134#define S5P_FIMV_D_CPB_BUFFER_SIZE_V6		0xf4b4135 136#define S5P_FIMV_D_AVAILABLE_DPB_FLAG_UPPER_V6	0xf4b8137#define S5P_FIMV_D_AVAILABLE_DPB_FLAG_LOWER_V6	0xf4bc138#define S5P_FIMV_D_CPB_BUFFER_OFFSET_V6		0xf4c0139#define S5P_FIMV_D_SLICE_IF_ENABLE_V6		0xf4c4140#define S5P_FIMV_D_PICTURE_TAG_V6		0xf4c8141#define S5P_FIMV_D_STREAM_DATA_SIZE_V6		0xf4d0142#define S5P_FIMV_D_INIT_BUFFER_OPTIONS_V6	0xf47c143 144/* Display information register */145#define S5P_FIMV_D_DISPLAY_FRAME_WIDTH_V6	0xf500146#define S5P_FIMV_D_DISPLAY_FRAME_HEIGHT_V6	0xf504147 148/* Display status */149#define S5P_FIMV_D_DISPLAY_STATUS_V6		0xf508150 151#define S5P_FIMV_D_DISPLAY_LUMA_ADDR_V6		0xf50c152#define S5P_FIMV_D_DISPLAY_CHROMA_ADDR_V6	0xf510153 154#define S5P_FIMV_D_DISPLAY_FRAME_TYPE_V6	0xf514155 156#define S5P_FIMV_D_DISPLAY_CROP_INFO1_V6	0xf518157#define S5P_FIMV_D_DISPLAY_CROP_INFO2_V6	0xf51c158#define S5P_FIMV_D_DISPLAY_PICTURE_PROFILE_V6	0xf520159#define S5P_FIMV_D_DISPLAY_LUMA_CRC_TOP_V6	0xf524160#define S5P_FIMV_D_DISPLAY_CHROMA_CRC_TOP_V6	0xf528161#define S5P_FIMV_D_DISPLAY_LUMA_CRC_BOT_V6	0xf52c162#define S5P_FIMV_D_DISPLAY_CHROMA_CRC_BOT_V6	0xf530163#define S5P_FIMV_D_DISPLAY_ASPECT_RATIO_V6	0xf534164#define S5P_FIMV_D_DISPLAY_EXTENDED_AR_V6	0xf538165 166/* Decoded picture information register */167#define S5P_FIMV_D_DECODED_FRAME_WIDTH_V6	0xf53c168#define S5P_FIMV_D_DECODED_FRAME_HEIGHT_V6	0xf540169#define S5P_FIMV_D_DECODED_STATUS_V6		0xf544170#define S5P_FIMV_DEC_CRC_GEN_MASK_V6		0x1171#define S5P_FIMV_DEC_CRC_GEN_SHIFT_V6		6172 173#define S5P_FIMV_D_DECODED_LUMA_ADDR_V6		0xf548174#define S5P_FIMV_D_DECODED_CHROMA_ADDR_V6	0xf54c175 176#define S5P_FIMV_D_DECODED_FRAME_TYPE_V6	0xf550177#define S5P_FIMV_DECODE_FRAME_MASK_V6		7178 179#define S5P_FIMV_D_DECODED_CROP_INFO1_V6	0xf554180#define S5P_FIMV_D_DECODED_CROP_INFO2_V6	0xf558181#define S5P_FIMV_D_DECODED_PICTURE_PROFILE_V6	0xf55c182#define S5P_FIMV_D_DECODED_NAL_SIZE_V6		0xf560183#define S5P_FIMV_D_DECODED_LUMA_CRC_TOP_V6	0xf564184#define S5P_FIMV_D_DECODED_CHROMA_CRC_TOP_V6	0xf568185#define S5P_FIMV_D_DECODED_LUMA_CRC_BOT_V6	0xf56c186#define S5P_FIMV_D_DECODED_CHROMA_CRC_BOT_V6	0xf570187 188/* Returned value register for specific setting */189#define S5P_FIMV_D_RET_PICTURE_TAG_TOP_V6		0xf574190#define S5P_FIMV_D_RET_PICTURE_TAG_BOT_V6		0xf578191#define S5P_FIMV_D_RET_PICTURE_TIME_TOP_V6		0xf57c192#define S5P_FIMV_D_RET_PICTURE_TIME_BOT_V6		0xf580193#define S5P_FIMV_D_CHROMA_FORMAT_V6			0xf588194#define S5P_FIMV_D_MPEG4_INFO_V6			0xf58c195#define S5P_FIMV_D_H264_INFO_V6				0xf590196 197#define S5P_FIMV_D_METADATA_ADDR_CONCEALED_MB_V6	0xf594198#define S5P_FIMV_D_METADATA_SIZE_CONCEALED_MB_V6	0xf598199#define S5P_FIMV_D_METADATA_ADDR_VC1_PARAM_V6		0xf59c200#define S5P_FIMV_D_METADATA_SIZE_VC1_PARAM_V6		0xf5a0201#define S5P_FIMV_D_METADATA_ADDR_SEI_NAL_V6		0xf5a4202#define S5P_FIMV_D_METADATA_SIZE_SEI_NAL_V6		0xf5a8203#define S5P_FIMV_D_METADATA_ADDR_VUI_V6			0xf5ac204#define S5P_FIMV_D_METADATA_SIZE_VUI_V6			0xf5b0205 206#define S5P_FIMV_D_MVC_VIEW_ID_V6		0xf5b4207 208/* SEI related information */209#define S5P_FIMV_D_FRAME_PACK_SEI_AVAIL_V6	0xf5f0210#define S5P_FIMV_D_FRAME_PACK_ARRGMENT_ID_V6	0xf5f4211#define S5P_FIMV_D_FRAME_PACK_SEI_INFO_V6	0xf5f8212#define S5P_FIMV_D_FRAME_PACK_GRID_POS_V6	0xf5fc213 214/* Encoder Registers */215#define S5P_FIMV_E_FRAME_WIDTH_V6		0xf770216#define S5P_FIMV_E_FRAME_HEIGHT_V6		0xf774217#define S5P_FIMV_E_CROPPED_FRAME_WIDTH_V6	0xf778218#define S5P_FIMV_E_CROPPED_FRAME_HEIGHT_V6	0xf77c219#define S5P_FIMV_E_FRAME_CROP_OFFSET_V6		0xf780220#define S5P_FIMV_E_ENC_OPTIONS_V6		0xf784221#define S5P_FIMV_E_PICTURE_PROFILE_V6		0xf788222#define S5P_FIMV_E_FIXED_PICTURE_QP_V6		0xf790223 224#define S5P_FIMV_E_RC_CONFIG_V6			0xf794225#define S5P_FIMV_E_RC_QP_BOUND_V6		0xf798226#define S5P_FIMV_E_RC_RPARAM_V6			0xf79c227#define S5P_FIMV_E_MB_RC_CONFIG_V6		0xf7a0228#define S5P_FIMV_E_PADDING_CTRL_V6		0xf7a4229#define S5P_FIMV_E_MV_HOR_RANGE_V6		0xf7ac230#define S5P_FIMV_E_MV_VER_RANGE_V6		0xf7b0231#define S5P_FIMV_E_MV_RANGE_V6_MASK		0x3fff232 233#define S5P_FIMV_E_VBV_BUFFER_SIZE_V6		0xf84c234#define S5P_FIMV_E_VBV_INIT_DELAY_V6		0xf850235#define S5P_FIMV_E_NUM_DPB_V6			0xf890236#define S5P_FIMV_E_LUMA_DPB_V6			0xf8c0237#define S5P_FIMV_E_CHROMA_DPB_V6		0xf904238#define S5P_FIMV_E_ME_BUFFER_V6			0xf948239 240#define S5P_FIMV_E_SCRATCH_BUFFER_ADDR_V6	0xf98c241#define S5P_FIMV_E_SCRATCH_BUFFER_SIZE_V6	0xf990242#define S5P_FIMV_E_TMV_BUFFER0_V6		0xf994243#define S5P_FIMV_E_TMV_BUFFER1_V6		0xf998244#define S5P_FIMV_E_SOURCE_LUMA_ADDR_V6		0xf9f0245#define S5P_FIMV_E_SOURCE_CHROMA_ADDR_V6	0xf9f4246#define S5P_FIMV_E_STREAM_BUFFER_ADDR_V6	0xf9f8247#define S5P_FIMV_E_STREAM_BUFFER_SIZE_V6	0xf9fc248#define S5P_FIMV_E_ROI_BUFFER_ADDR_V6		0xfA00249 250#define S5P_FIMV_E_PARAM_CHANGE_V6		0xfa04251#define S5P_FIMV_E_IR_SIZE_V6			0xfa08252#define S5P_FIMV_E_GOP_CONFIG_V6		0xfa0c253#define S5P_FIMV_E_MSLICE_MODE_V6		0xfa10254#define S5P_FIMV_E_MSLICE_SIZE_MB_V6		0xfa14255#define S5P_FIMV_E_MSLICE_SIZE_BITS_V6		0xfa18256#define S5P_FIMV_E_FRAME_INSERTION_V6		0xfa1c257 258#define S5P_FIMV_E_RC_FRAME_RATE_V6		0xfa20259#define S5P_FIMV_E_RC_BIT_RATE_V6		0xfa24260#define S5P_FIMV_E_RC_QP_OFFSET_V6		0xfa28261#define S5P_FIMV_E_RC_ROI_CTRL_V6		0xfa2c262#define S5P_FIMV_E_PICTURE_TAG_V6		0xfa30263#define S5P_FIMV_E_BIT_COUNT_ENABLE_V6		0xfa34264#define S5P_FIMV_E_MAX_BIT_COUNT_V6		0xfa38265#define S5P_FIMV_E_MIN_BIT_COUNT_V6		0xfa3c266 267#define S5P_FIMV_E_METADATA_BUFFER_ADDR_V6		0xfa40268#define S5P_FIMV_E_METADATA_BUFFER_SIZE_V6		0xfa44269#define S5P_FIMV_E_STREAM_SIZE_V6			0xfa80270#define S5P_FIMV_E_SLICE_TYPE_V6			0xfa84271#define S5P_FIMV_E_PICTURE_COUNT_V6			0xfa88272#define S5P_FIMV_E_RET_PICTURE_TAG_V6			0xfa8c273#define S5P_FIMV_E_STREAM_BUFFER_WRITE_POINTER_V6	0xfa90274 275#define S5P_FIMV_E_ENCODED_SOURCE_LUMA_ADDR_V6		0xfa94276#define S5P_FIMV_E_ENCODED_SOURCE_CHROMA_ADDR_V6	0xfa98277#define S5P_FIMV_E_RECON_LUMA_DPB_ADDR_V6		0xfa9c278#define S5P_FIMV_E_RECON_CHROMA_DPB_ADDR_V6		0xfaa0279#define S5P_FIMV_E_METADATA_ADDR_ENC_SLICE_V6		0xfaa4280#define S5P_FIMV_E_METADATA_SIZE_ENC_SLICE_V6		0xfaa8281 282#define S5P_FIMV_E_MPEG4_OPTIONS_V6		0xfb10283#define S5P_FIMV_E_MPEG4_HEC_PERIOD_V6		0xfb14284#define S5P_FIMV_E_ASPECT_RATIO_V6		0xfb50285#define S5P_FIMV_E_EXTENDED_SAR_V6		0xfb54286 287#define S5P_FIMV_E_H264_OPTIONS_V6		0xfb58288#define S5P_FIMV_E_H264_LF_ALPHA_OFFSET_V6	0xfb5c289#define S5P_FIMV_E_H264_LF_BETA_OFFSET_V6	0xfb60290#define S5P_FIMV_E_H264_I_PERIOD_V6		0xfb64291 292#define S5P_FIMV_E_H264_FMO_SLICE_GRP_MAP_TYPE_V6		0xfb68293#define S5P_FIMV_E_H264_FMO_NUM_SLICE_GRP_MINUS1_V6		0xfb6c294#define S5P_FIMV_E_H264_FMO_SLICE_GRP_CHANGE_DIR_V6		0xfb70295#define S5P_FIMV_E_H264_FMO_SLICE_GRP_CHANGE_RATE_MINUS1_V6	0xfb74296#define S5P_FIMV_E_H264_FMO_RUN_LENGTH_MINUS1_0_V6		0xfb78297#define S5P_FIMV_E_H264_FMO_RUN_LENGTH_MINUS1_1_V6		0xfb7c298#define S5P_FIMV_E_H264_FMO_RUN_LENGTH_MINUS1_2_V6		0xfb80299#define S5P_FIMV_E_H264_FMO_RUN_LENGTH_MINUS1_3_V6		0xfb84300 301#define S5P_FIMV_E_H264_ASO_SLICE_ORDER_0_V6	0xfb88302#define S5P_FIMV_E_H264_ASO_SLICE_ORDER_1_V6	0xfb8c303#define S5P_FIMV_E_H264_ASO_SLICE_ORDER_2_V6	0xfb90304#define S5P_FIMV_E_H264_ASO_SLICE_ORDER_3_V6	0xfb94305#define S5P_FIMV_E_H264_ASO_SLICE_ORDER_4_V6	0xfb98306#define S5P_FIMV_E_H264_ASO_SLICE_ORDER_5_V6	0xfb9c307#define S5P_FIMV_E_H264_ASO_SLICE_ORDER_6_V6	0xfba0308#define S5P_FIMV_E_H264_ASO_SLICE_ORDER_7_V6	0xfba4309 310#define S5P_FIMV_E_H264_CHROMA_QP_OFFSET_V6	0xfba8311#define S5P_FIMV_E_H264_NUM_T_LAYER_V6		0xfbac312 313#define S5P_FIMV_E_H264_HIERARCHICAL_QP_LAYER0_V6	0xfbb0314#define S5P_FIMV_E_H264_HIERARCHICAL_QP_LAYER1_V6	0xfbb4315#define S5P_FIMV_E_H264_HIERARCHICAL_QP_LAYER2_V6	0xfbb8316#define S5P_FIMV_E_H264_HIERARCHICAL_QP_LAYER3_V6	0xfbbc317#define S5P_FIMV_E_H264_HIERARCHICAL_QP_LAYER4_V6	0xfbc0318#define S5P_FIMV_E_H264_HIERARCHICAL_QP_LAYER5_V6	0xfbc4319#define S5P_FIMV_E_H264_HIERARCHICAL_QP_LAYER6_V6	0xfbc8320 321#define S5P_FIMV_E_H264_FRAME_PACKING_SEI_INFO_V6		0xfc4c322#define S5P_FIMV_ENC_FP_ARRANGEMENT_TYPE_SIDE_BY_SIDE_V6	0323#define S5P_FIMV_ENC_FP_ARRANGEMENT_TYPE_TOP_BOTTOM_V6		1324#define S5P_FIMV_ENC_FP_ARRANGEMENT_TYPE_TEMPORAL_V6		2325 326#define S5P_FIMV_E_MVC_FRAME_QP_VIEW1_V6		0xfd40327#define S5P_FIMV_E_MVC_RC_FRAME_RATE_VIEW1_V6		0xfd44328#define S5P_FIMV_E_MVC_RC_BIT_RATE_VIEW1_V6		0xfd48329#define S5P_FIMV_E_MVC_RC_QBOUND_VIEW1_V6		0xfd4c330#define S5P_FIMV_E_MVC_RC_RPARA_VIEW1_V6		0xfd50331#define S5P_FIMV_E_MVC_INTER_VIEW_PREDICTION_ON_V6	0xfd80332 333/* Codec numbers  */334#define S5P_FIMV_CODEC_NONE_V6		-1335 336 337#define S5P_FIMV_CODEC_H264_DEC_V6	0338#define S5P_FIMV_CODEC_H264_MVC_DEC_V6	1339 340#define S5P_FIMV_CODEC_MPEG4_DEC_V6	3341#define S5P_FIMV_CODEC_FIMV1_DEC_V6	4342#define S5P_FIMV_CODEC_FIMV2_DEC_V6	5343#define S5P_FIMV_CODEC_FIMV3_DEC_V6	6344#define S5P_FIMV_CODEC_FIMV4_DEC_V6	7345#define S5P_FIMV_CODEC_H263_DEC_V6	8346#define S5P_FIMV_CODEC_VC1RCV_DEC_V6	9347#define S5P_FIMV_CODEC_VC1_DEC_V6	10348/* FIXME: Add 11~12 */349#define S5P_FIMV_CODEC_MPEG2_DEC_V6	13350#define S5P_FIMV_CODEC_VP8_DEC_V6	14351/* FIXME: Add 15~16 */352#define S5P_FIMV_CODEC_H264_ENC_V6	20353#define S5P_FIMV_CODEC_H264_MVC_ENC_V6	21354 355#define S5P_FIMV_CODEC_MPEG4_ENC_V6	23356#define S5P_FIMV_CODEC_H263_ENC_V6	24357 358#define S5P_FIMV_NV12M_HALIGN_V6		16359#define S5P_FIMV_NV12MT_HALIGN_V6		16360#define S5P_FIMV_NV12MT_VALIGN_V6		16361 362#define S5P_FIMV_TMV_BUFFER_ALIGN_V6		16363#define S5P_FIMV_LUMA_DPB_BUFFER_ALIGN_V6	256364#define S5P_FIMV_CHROMA_DPB_BUFFER_ALIGN_V6	256365#define S5P_FIMV_ME_BUFFER_ALIGN_V6		256366#define S5P_FIMV_SCRATCH_BUFFER_ALIGN_V6	256367 368#define S5P_FIMV_LUMA_MB_TO_PIXEL_V6		256369#define S5P_FIMV_CHROMA_MB_TO_PIXEL_V6		128370#define S5P_FIMV_NUM_TMV_BUFFERS_V6		2371 372#define S5P_FIMV_MAX_FRAME_SIZE_V6		(2 * SZ_1M)373#define S5P_FIMV_NUM_PIXELS_IN_MB_ROW_V6	16374#define S5P_FIMV_NUM_PIXELS_IN_MB_COL_V6	16375 376/* Buffer size requirements defined by hardware */377#define S5P_FIMV_TMV_BUFFER_SIZE_V6(w, h)	(((w) + 1) * ((h) + 3) * 8)378#define S5P_FIMV_ME_BUFFER_SIZE_V6(imw, imh, mbw, mbh) \379	(((((imw + 127) / 64) * 16) *  DIV_ROUND_UP(imh, 64) * 256) + \380	 (DIV_ROUND_UP((mbw) * (mbh), 32) * 16))381#define S5P_FIMV_SCRATCH_BUF_SIZE_H264_DEC_V6(w, h)	(((w) * 192) + 64)382#define S5P_FIMV_SCRATCH_BUF_SIZE_MPEG4_DEC_V6(w, h) \383			((w) * 144 + 8192 * (h) + 49216 + 1048576)384#define S5P_FIMV_SCRATCH_BUF_SIZE_VC1_DEC_V6(w, h) \385						(2096 * ((w) + (h) + 1))386#define S5P_FIMV_SCRATCH_BUF_SIZE_H263_DEC_V6(w, h)	\387			S5P_FIMV_SCRATCH_BUF_SIZE_MPEG4_DEC_V6(w, h)388#define S5P_FIMV_SCRATCH_BUF_SIZE_VP8_DEC_V6(w, h) \389			((w) * 32 + (h) * 128 + (((w) + 1) / 2) * 64 + 2112)390#define S5P_FIMV_SCRATCH_BUF_SIZE_H264_ENC_V6(w, h) \391			(((w) * 64) + (((w) + 1) * 16) + (4096 * 16))392#define S5P_FIMV_SCRATCH_BUF_SIZE_MPEG4_ENC_V6(w, h) \393			(((w) * 16) + (((w) + 1) * 16))394 395/* MFC Context buffer sizes */396#define MFC_CTX_BUF_SIZE_V6		(28 * SZ_1K)	/*  28KB */397#define MFC_H264_DEC_CTX_BUF_SIZE_V6	(2 * SZ_1M)	/*  2MB */398#define MFC_OTHER_DEC_CTX_BUF_SIZE_V6	(20 * SZ_1K)	/*  20KB */399#define MFC_H264_ENC_CTX_BUF_SIZE_V6	(100 * SZ_1K)	/* 100KB */400#define MFC_OTHER_ENC_CTX_BUF_SIZE_V6	(12 * SZ_1K)	/*  12KB */401 402/* MFCv6 variant defines */403#define MAX_FW_SIZE_V6			(SZ_512K)	/* 512KB */404#define MAX_CPB_SIZE_V6			(3 * SZ_1M)	/* 3MB */405#define MFC_VERSION_V6			0x61406#define MFC_NUM_PORTS_V6		1407 408#endif /* _REGS_FIMV_V6_H */409