brintos

brintos / linux-shallow public Read only

0
0
Text · 52.0 KiB · a31d5d5 Raw
1795 lines · c
1/* [xirc2ps_cs.c wk 03.11.99] (1.40 1999/11/18 00:06:03)2 * Xircom CreditCard Ethernet Adapter IIps driver3 * Xircom Realport 10/100 (RE-100) driver 4 *5 * This driver supports various Xircom CreditCard Ethernet adapters6 * including the CE2, CE IIps, RE-10, CEM28, CEM33, CE33, CEM56,7 * CE3-100, CE3B, RE-100, REM10BT, and REM56G-100.8 *9 * 2000-09-24 <psheer@icon.co.za> The Xircom CE3B-100 may not10 * autodetect the media properly. In this case use the11 * if_port=1 (for 10BaseT) or if_port=4 (for 100BaseT) options12 * to force the media type.13 * 14 * Written originally by Werner Koch based on David Hinds' skeleton of the15 * PCMCIA driver.16 *17 * Copyright (c) 1997,1998 Werner Koch (dd9jn)18 *19 * This driver is free software; you can redistribute it and/or modify20 * it under the terms of the GNU General Public License as published by21 * the Free Software Foundation; either version 2 of the License, or22 * (at your option) any later version.23 *24 * It is distributed in the hope that it will be useful,25 * but WITHOUT ANY WARRANTY; without even the implied warranty of26 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the27 * GNU General Public License for more details.28 *29 * You should have received a copy of the GNU General Public License30 * along with this program; if not, see <http://www.gnu.org/licenses/>.31 *32 *33 * ALTERNATIVELY, this driver may be distributed under the terms of34 * the following license, in which case the provisions of this license35 * are required INSTEAD OF the GNU General Public License.  (This clause36 * is necessary due to a potential bad interaction between the GPL and37 * the restrictions contained in a BSD-style copyright.)38 *39 * Redistribution and use in source and binary forms, with or without40 * modification, are permitted provided that the following conditions41 * are met:42 * 1. Redistributions of source code must retain the above copyright43 *    notice, and the entire permission notice in its entirety,44 *    including the disclaimer of warranties.45 * 2. Redistributions in binary form must reproduce the above copyright46 *    notice, this list of conditions and the following disclaimer in the47 *    documentation and/or other materials provided with the distribution.48 * 3. The name of the author may not be used to endorse or promote49 *    products derived from this software without specific prior50 *    written permission.51 *52 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED53 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES54 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE55 * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,56 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES57 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR58 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)59 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,60 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)61 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED62 * OF THE POSSIBILITY OF SUCH DAMAGE.63 */64 65#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt66 67#include <linux/module.h>68#include <linux/kernel.h>69#include <linux/init.h>70#include <linux/ptrace.h>71#include <linux/slab.h>72#include <linux/string.h>73#include <linux/timer.h>74#include <linux/interrupt.h>75#include <linux/in.h>76#include <linux/delay.h>77#include <linux/ethtool.h>78#include <linux/netdevice.h>79#include <linux/etherdevice.h>80#include <linux/skbuff.h>81#include <linux/if_arp.h>82#include <linux/ioport.h>83#include <linux/bitops.h>84#include <linux/mii.h>85 86#include <pcmcia/cistpl.h>87#include <pcmcia/cisreg.h>88#include <pcmcia/ciscode.h>89 90#include <asm/io.h>91#include <linux/uaccess.h>92 93#ifndef MANFID_COMPAQ94  #define MANFID_COMPAQ 	   0x013895  #define MANFID_COMPAQ2	   0x0183  /* is this correct? */96#endif97 98#include <pcmcia/ds.h>99 100/* Time in jiffies before concluding Tx hung */101#define TX_TIMEOUT	((400*HZ)/1000)102 103/****************104 * Some constants used to access the hardware105 */106 107/* Register offsets and value constans */108#define XIRCREG_CR  0	/* Command register (wr) */109enum xirc_cr {110    TransmitPacket = 0x01,111    SoftReset = 0x02,112    EnableIntr = 0x04,113    ForceIntr  = 0x08,114    ClearTxFIFO = 0x10,115    ClearRxOvrun = 0x20,116    RestartTx	 = 0x40117};118#define XIRCREG_ESR 0	/* Ethernet status register (rd) */119enum xirc_esr {120    FullPktRcvd = 0x01, /* full packet in receive buffer */121    PktRejected = 0x04, /* a packet has been rejected */122    TxPktPend = 0x08,	/* TX Packet Pending */123    IncorPolarity = 0x10,124    MediaSelect = 0x20	/* set if TP, clear if AUI */125};126#define XIRCREG_PR  1	/* Page Register select */127#define XIRCREG_EDP 4	/* Ethernet Data Port Register */128#define XIRCREG_ISR 6	/* Ethernet Interrupt Status Register */129enum xirc_isr {130    TxBufOvr = 0x01,	/* TX Buffer Overflow */131    PktTxed  = 0x02,	/* Packet Transmitted */132    MACIntr  = 0x04,	/* MAC Interrupt occurred */133    TxResGrant = 0x08,	/* Tx Reservation Granted */134    RxFullPkt = 0x20,	/* Rx Full Packet */135    RxPktRej  = 0x40,	/* Rx Packet Rejected */136    ForcedIntr= 0x80	/* Forced Interrupt */137};138#define XIRCREG1_IMR0 12 /* Ethernet Interrupt Mask Register (on page 1)*/139#define XIRCREG1_IMR1 13140#define XIRCREG0_TSO  8  /* Transmit Space Open Register (on page 0)*/141#define XIRCREG0_TRS  10 /* Transmit reservation Size Register (page 0)*/142#define XIRCREG0_DO   12 /* Data Offset Register (page 0) (wr) */143#define XIRCREG0_RSR  12 /* Receive Status Register (page 0) (rd) */144enum xirc_rsr {145    PhyPkt = 0x01,	/* set:physical packet, clear: multicast packet */146    BrdcstPkt = 0x02,	/* set if it is a broadcast packet */147    PktTooLong = 0x04,	/* set if packet length > 1518 */148    AlignErr = 0x10,	/* incorrect CRC and last octet not complete */149    CRCErr = 0x20,	/* incorrect CRC and last octet is complete */150    PktRxOk = 0x80	/* received ok */151};152#define XIRCREG0_PTR 13 /* packets transmitted register (rd) */153#define XIRCREG0_RBC 14 /* receive byte count regsister (rd) */154#define XIRCREG1_ECR 14 /* ethernet configurationn register */155enum xirc_ecr {156    FullDuplex = 0x04,	/* enable full duplex mode */157    LongTPMode = 0x08,	/* adjust for longer lengths of TP cable */158    DisablePolCor = 0x10,/* disable auto polarity correction */159    DisableLinkPulse = 0x20, /* disable link pulse generation */160    DisableAutoTx = 0x40, /* disable auto-transmit */161};162#define XIRCREG2_RBS 8	/* receive buffer start register */163#define XIRCREG2_LED 10 /* LED Configuration register */164/* values for the leds:    Bits 2-0 for led 1165 *  0 disabled		   Bits 5-3 for led 2166 *  1 collision167 *  2 noncollision168 *  3 link_detected169 *  4 incor_polarity170 *  5 jabber171 *  6 auto_assertion172 *  7 rx_tx_activity173 */174#define XIRCREG2_MSR 12 /* Mohawk specific register */175 176#define XIRCREG4_GPR0 8 /* General Purpose Register 0 */177#define XIRCREG4_GPR1 9 /* General Purpose Register 1 */178#define XIRCREG2_GPR2 13 /* General Purpose Register 2 (page2!)*/179#define XIRCREG4_BOV 10 /* Bonding Version Register */180#define XIRCREG4_LMA 12 /* Local Memory Address Register */181#define XIRCREG4_LMD 14 /* Local Memory Data Port */182/* MAC register can only by accessed with 8 bit operations */183#define XIRCREG40_CMD0 8    /* Command Register (wr) */184enum xirc_cmd { 	    /* Commands */185    Transmit = 0x01,186    EnableRecv = 0x04,187    DisableRecv = 0x08,188    Abort = 0x10,189    Online = 0x20,190    IntrAck = 0x40,191    Offline = 0x80192};193#define XIRCREG5_RHSA0	10  /* Rx Host Start Address */194#define XIRCREG40_RXST0 9   /* Receive Status Register */195#define XIRCREG40_TXST0 11  /* Transmit Status Register 0 */196#define XIRCREG40_TXST1 12  /* Transmit Status Register 10 */197#define XIRCREG40_RMASK0 13  /* Receive Mask Register */198#define XIRCREG40_TMASK0 14  /* Transmit Mask Register 0 */199#define XIRCREG40_TMASK1 15  /* Transmit Mask Register 0 */200#define XIRCREG42_SWC0	8   /* Software Configuration 0 */201#define XIRCREG42_SWC1	9   /* Software Configuration 1 */202#define XIRCREG42_BOC	10  /* Back-Off Configuration */203#define XIRCREG44_TDR0	8   /* Time Domain Reflectometry 0 */204#define XIRCREG44_TDR1	9   /* Time Domain Reflectometry 1 */205#define XIRCREG44_RXBC_LO 10 /* Rx Byte Count 0 (rd) */206#define XIRCREG44_RXBC_HI 11 /* Rx Byte Count 1 (rd) */207#define XIRCREG45_REV	 15 /* Revision Register (rd) */208#define XIRCREG50_IA	8   /* Individual Address (8-13) */209 210static const char *if_names[] = { "Auto", "10BaseT", "10Base2", "AUI", "100BaseT" };211 212/* card types */213#define XIR_UNKNOWN  0	/* unknown: not supported */214#define XIR_CE	     1	/* (prodid 1) different hardware: not supported */215#define XIR_CE2      2	/* (prodid 2) */216#define XIR_CE3      3	/* (prodid 3) */217#define XIR_CEM      4	/* (prodid 1) different hardware: not supported */218#define XIR_CEM2     5	/* (prodid 2) */219#define XIR_CEM3     6	/* (prodid 3) */220#define XIR_CEM33    7	/* (prodid 4) */221#define XIR_CEM56M   8	/* (prodid 5) */222#define XIR_CEM56    9	/* (prodid 6) */223#define XIR_CM28    10	/* (prodid 3) modem only: not supported here */224#define XIR_CM33    11	/* (prodid 4) modem only: not supported here */225#define XIR_CM56    12	/* (prodid 5) modem only: not supported here */226#define XIR_CG	    13	/* (prodid 1) GSM modem only: not supported */227#define XIR_CBE     14	/* (prodid 1) cardbus ethernet: not supported */228/*====================================================================*/229 230/* Module parameters */231 232MODULE_DESCRIPTION("Xircom PCMCIA ethernet driver");233MODULE_LICENSE("Dual MPL/GPL");234 235#define INT_MODULE_PARM(n, v) static int n = v; module_param(n, int, 0)236 237INT_MODULE_PARM(if_port,	0);238INT_MODULE_PARM(full_duplex,	0);239INT_MODULE_PARM(do_sound, 	1);240INT_MODULE_PARM(lockup_hack,	0);  /* anti lockup hack */241 242/*====================================================================*/243 244/* We do not process more than these number of bytes during one245 * interrupt. (Of course we receive complete packets, so this is not246 * an exact value).247 * Something between 2000..22000; first value gives best interrupt latency,248 * the second enables the usage of the complete on-chip buffer. We use the249 * high value as the initial value.250 */251static unsigned maxrx_bytes = 22000;252 253/* MII management prototypes */254static void mii_idle(unsigned int ioaddr);255static void mii_putbit(unsigned int ioaddr, unsigned data);256static int  mii_getbit(unsigned int ioaddr);257static void mii_wbits(unsigned int ioaddr, unsigned data, int len);258static unsigned mii_rd(unsigned int ioaddr, u_char phyaddr, u_char phyreg);259static void mii_wr(unsigned int ioaddr, u_char phyaddr, u_char phyreg,260		   unsigned data, int len);261 262static int has_ce2_string(struct pcmcia_device * link);263static int xirc2ps_config(struct pcmcia_device * link);264static void xirc2ps_release(struct pcmcia_device * link);265static void xirc2ps_detach(struct pcmcia_device *p_dev);266 267static irqreturn_t xirc2ps_interrupt(int irq, void *dev_id);268 269struct local_info {270	struct net_device	*dev;271	struct pcmcia_device	*p_dev;272 273    int card_type;274    int probe_port;275    int silicon; /* silicon revision. 0=old CE2, 1=Scipper, 4=Mohawk */276    int mohawk;  /* a CE3 type card */277    int dingo;	 /* a CEM56 type card */278    int new_mii; /* has full 10baseT/100baseT MII */279    int modem;	 /* is a multi function card (i.e with a modem) */280    void __iomem *dingo_ccr; /* only used for CEM56 cards */281    unsigned last_ptr_value; /* last packets transmitted value */282    const char *manf_str;283    struct work_struct tx_timeout_task;284};285 286/****************287 * Some more prototypes288 */289static netdev_tx_t do_start_xmit(struct sk_buff *skb,290				       struct net_device *dev);291static void xirc_tx_timeout(struct net_device *dev, unsigned int txqueue);292static void xirc2ps_tx_timeout_task(struct work_struct *work);293static void set_addresses(struct net_device *dev);294static void set_multicast_list(struct net_device *dev);295static int set_card_type(struct pcmcia_device *link);296static int do_config(struct net_device *dev, struct ifmap *map);297static int do_open(struct net_device *dev);298static int do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd);299static const struct ethtool_ops netdev_ethtool_ops;300static void hardreset(struct net_device *dev);301static void do_reset(struct net_device *dev, int full);302static int init_mii(struct net_device *dev);303static void do_powerdown(struct net_device *dev);304static int do_stop(struct net_device *dev);305 306/*=============== Helper functions =========================*/307#define SelectPage(pgnr)   outb((pgnr), ioaddr + XIRCREG_PR)308#define GetByte(reg)	   ((unsigned)inb(ioaddr + (reg)))309#define GetWord(reg)	   ((unsigned)inw(ioaddr + (reg)))310#define PutByte(reg,value) outb((value), ioaddr+(reg))311#define PutWord(reg,value) outw((value), ioaddr+(reg))312 313/*====== Functions used for debugging =================================*/314#if 0 /* reading regs may change system status */315static void316PrintRegisters(struct net_device *dev)317{318    unsigned int ioaddr = dev->base_addr;319 320    if (pc_debug > 1) {321	int i, page;322 323	printk(KERN_DEBUG pr_fmt("Register  common: "));324	for (i = 0; i < 8; i++)325	    pr_cont(" %2.2x", GetByte(i));326	pr_cont("\n");327	for (page = 0; page <= 8; page++) {328	    printk(KERN_DEBUG pr_fmt("Register page %2x: "), page);329	    SelectPage(page);330	    for (i = 8; i < 16; i++)331		pr_cont(" %2.2x", GetByte(i));332	    pr_cont("\n");333	}334	for (page=0x40 ; page <= 0x5f; page++) {335		if (page == 0x43 || (page >= 0x46 && page <= 0x4f) ||336		    (page >= 0x51 && page <=0x5e))337			continue;338	    printk(KERN_DEBUG pr_fmt("Register page %2x: "), page);339	    SelectPage(page);340	    for (i = 8; i < 16; i++)341		pr_cont(" %2.2x", GetByte(i));342	    pr_cont("\n");343	}344    }345}346#endif /* 0 */347 348/*============== MII Management functions ===============*/349 350/****************351 * Turn around for read352 */353static void354mii_idle(unsigned int ioaddr)355{356    PutByte(XIRCREG2_GPR2, 0x04|0); /* drive MDCK low */357    udelay(1);358    PutByte(XIRCREG2_GPR2, 0x04|1); /* and drive MDCK high */359    udelay(1);360}361 362/****************363 * Write a bit to MDI/O364 */365static void366mii_putbit(unsigned int ioaddr, unsigned data)367{368  #if 1369    if (data) {370	PutByte(XIRCREG2_GPR2, 0x0c|2|0); /* set MDIO */371	udelay(1);372	PutByte(XIRCREG2_GPR2, 0x0c|2|1); /* and drive MDCK high */373	udelay(1);374    } else {375	PutByte(XIRCREG2_GPR2, 0x0c|0|0); /* clear MDIO */376	udelay(1);377	PutByte(XIRCREG2_GPR2, 0x0c|0|1); /* and drive MDCK high */378	udelay(1);379    }380  #else381    if (data) {382	PutWord(XIRCREG2_GPR2-1, 0x0e0e);383	udelay(1);384	PutWord(XIRCREG2_GPR2-1, 0x0f0f);385	udelay(1);386    } else {387	PutWord(XIRCREG2_GPR2-1, 0x0c0c);388	udelay(1);389	PutWord(XIRCREG2_GPR2-1, 0x0d0d);390	udelay(1);391    }392  #endif393}394 395/****************396 * Get a bit from MDI/O397 */398static int399mii_getbit(unsigned int ioaddr)400{401    unsigned d;402 403    PutByte(XIRCREG2_GPR2, 4|0); /* drive MDCK low */404    udelay(1);405    d = GetByte(XIRCREG2_GPR2); /* read MDIO */406    PutByte(XIRCREG2_GPR2, 4|1); /* drive MDCK high again */407    udelay(1);408    return d & 0x20; /* read MDIO */409}410 411static void412mii_wbits(unsigned int ioaddr, unsigned data, int len)413{414    unsigned m = 1 << (len-1);415    for (; m; m >>= 1)416	mii_putbit(ioaddr, data & m);417}418 419static unsigned420mii_rd(unsigned int ioaddr,	u_char phyaddr, u_char phyreg)421{422    int i;423    unsigned data=0, m;424 425    SelectPage(2);426    for (i=0; i < 32; i++)		/* 32 bit preamble */427	mii_putbit(ioaddr, 1);428    mii_wbits(ioaddr, 0x06, 4); 	/* Start and opcode for read */429    mii_wbits(ioaddr, phyaddr, 5);	/* PHY address to be accessed */430    mii_wbits(ioaddr, phyreg, 5);	/* PHY register to read */431    mii_idle(ioaddr);			/* turn around */432    mii_getbit(ioaddr);433 434    for (m = 1<<15; m; m >>= 1)435	if (mii_getbit(ioaddr))436	    data |= m;437    mii_idle(ioaddr);438    return data;439}440 441static void442mii_wr(unsigned int ioaddr, u_char phyaddr, u_char phyreg, unsigned data,443       int len)444{445    int i;446 447    SelectPage(2);448    for (i=0; i < 32; i++)		/* 32 bit preamble */449	mii_putbit(ioaddr, 1);450    mii_wbits(ioaddr, 0x05, 4); 	/* Start and opcode for write */451    mii_wbits(ioaddr, phyaddr, 5);	/* PHY address to be accessed */452    mii_wbits(ioaddr, phyreg, 5);	/* PHY Register to write */453    mii_putbit(ioaddr, 1);		/* turn around */454    mii_putbit(ioaddr, 0);455    mii_wbits(ioaddr, data, len);	/* And write the data */456    mii_idle(ioaddr);457}458 459/*============= Main bulk of functions	=========================*/460 461static const struct net_device_ops netdev_ops = {462	.ndo_open		= do_open,463	.ndo_stop		= do_stop,464	.ndo_start_xmit		= do_start_xmit,465	.ndo_tx_timeout 	= xirc_tx_timeout,466	.ndo_set_config		= do_config,467	.ndo_eth_ioctl		= do_ioctl,468	.ndo_set_rx_mode	= set_multicast_list,469	.ndo_set_mac_address 	= eth_mac_addr,470	.ndo_validate_addr	= eth_validate_addr,471};472 473static int474xirc2ps_probe(struct pcmcia_device *link)475{476    struct net_device *dev;477    struct local_info *local;478 479    dev_dbg(&link->dev, "attach()\n");480 481    /* Allocate the device structure */482    dev = alloc_etherdev(sizeof(struct local_info));483    if (!dev)484	    return -ENOMEM;485    local = netdev_priv(dev);486    local->dev = dev;487    local->p_dev = link;488    link->priv = dev;489 490    /* General socket configuration */491    link->config_index = 1;492 493    /* Fill in card specific entries */494    dev->netdev_ops = &netdev_ops;495    dev->ethtool_ops = &netdev_ethtool_ops;496    dev->watchdog_timeo = TX_TIMEOUT;497    INIT_WORK(&local->tx_timeout_task, xirc2ps_tx_timeout_task);498 499    return xirc2ps_config(link);500} /* xirc2ps_attach */501 502static void503xirc2ps_detach(struct pcmcia_device *link)504{505    struct net_device *dev = link->priv;506    struct local_info *local = netdev_priv(dev);507 508    netif_carrier_off(dev);509    netif_tx_disable(dev);510    cancel_work_sync(&local->tx_timeout_task);511 512    dev_dbg(&link->dev, "detach\n");513 514    unregister_netdev(dev);515 516    xirc2ps_release(link);517 518    free_netdev(dev);519} /* xirc2ps_detach */520 521/****************522 * Detect the type of the card. s is the buffer with the data of tuple 0x20523 * Returns: 0 := not supported524 *		       mediaid=11 and prodid=47525 * Media-Id bits:526 *  Ethernet	    0x01527 *  Tokenring	    0x02528 *  Arcnet	    0x04529 *  Wireless	    0x08530 *  Modem	    0x10531 *  GSM only	    0x20532 * Prod-Id bits:533 *  Pocket	    0x10534 *  External	    0x20535 *  Creditcard	    0x40536 *  Cardbus	    0x80537 *538 */539static int540set_card_type(struct pcmcia_device *link)541{542    struct net_device *dev = link->priv;543    struct local_info *local = netdev_priv(dev);544    u8 *buf;545    unsigned int cisrev, mediaid, prodid;546    size_t len;547 548    len = pcmcia_get_tuple(link, CISTPL_MANFID, &buf);549    if (len < 5) {550	    dev_err(&link->dev, "invalid CIS -- sorry\n");551	    return 0;552    }553 554    cisrev = buf[2];555    mediaid = buf[3];556    prodid = buf[4];557 558    dev_dbg(&link->dev, "cisrev=%02x mediaid=%02x prodid=%02x\n",559	  cisrev, mediaid, prodid);560 561    local->mohawk = 0;562    local->dingo = 0;563    local->modem = 0;564    local->card_type = XIR_UNKNOWN;565    if (!(prodid & 0x40)) {566	pr_notice("Oops: Not a creditcard\n");567	return 0;568    }569    if (!(mediaid & 0x01)) {570	pr_notice("Not an Ethernet card\n");571	return 0;572    }573    if (mediaid & 0x10) {574	local->modem = 1;575	switch(prodid & 15) {576	  case 1: local->card_type = XIR_CEM   ; break;577	  case 2: local->card_type = XIR_CEM2  ; break;578	  case 3: local->card_type = XIR_CEM3  ; break;579	  case 4: local->card_type = XIR_CEM33 ; break;580	  case 5: local->card_type = XIR_CEM56M;581		  local->mohawk = 1;582		  break;583	  case 6:584	  case 7: /* 7 is the RealPort 10/56 */585		  local->card_type = XIR_CEM56 ;586		  local->mohawk = 1;587		  local->dingo = 1;588		  break;589	}590    } else {591	switch(prodid & 15) {592	  case 1: local->card_type = has_ce2_string(link)? XIR_CE2 : XIR_CE ;593		  break;594	  case 2: local->card_type = XIR_CE2; break;595	  case 3: local->card_type = XIR_CE3;596		  local->mohawk = 1;597		  break;598	}599    }600    if (local->card_type == XIR_CE || local->card_type == XIR_CEM) {601	pr_notice("Sorry, this is an old CE card\n");602	return 0;603    }604    if (local->card_type == XIR_UNKNOWN)605	pr_notice("unknown card (mediaid=%02x prodid=%02x)\n", mediaid, prodid);606 607    return 1;608}609 610/****************611 * There are some CE2 cards out which claim to be a CE card.612 * This function looks for a "CE2" in the 3rd version field.613 * Returns: true if this is a CE2614 */615static int616has_ce2_string(struct pcmcia_device * p_dev)617{618	if (p_dev->prod_id[2] && strstr(p_dev->prod_id[2], "CE2"))619		return 1;620	return 0;621}622 623static int624xirc2ps_config_modem(struct pcmcia_device *p_dev, void *priv_data)625{626	unsigned int ioaddr;627 628	if ((p_dev->resource[0]->start & 0xf) == 8)629		return -ENODEV;630 631	p_dev->resource[0]->end = 16;632	p_dev->resource[1]->end = 8;633	p_dev->resource[0]->flags &= ~IO_DATA_PATH_WIDTH;634	p_dev->resource[0]->flags |= IO_DATA_PATH_WIDTH_16;635	p_dev->resource[1]->flags &= ~IO_DATA_PATH_WIDTH;636	p_dev->resource[1]->flags |= IO_DATA_PATH_WIDTH_8;637	p_dev->io_lines = 10;638 639	p_dev->resource[1]->start = p_dev->resource[0]->start;640	for (ioaddr = 0x300; ioaddr < 0x400; ioaddr += 0x10) {641		p_dev->resource[0]->start = ioaddr;642		if (!pcmcia_request_io(p_dev))643			return 0;644	}645	return -ENODEV;646}647 648static int649xirc2ps_config_check(struct pcmcia_device *p_dev, void *priv_data)650{651	int *pass = priv_data;652	resource_size_t tmp = p_dev->resource[1]->start;653 654	tmp += (*pass ? (p_dev->config_index & 0x20 ? -24 : 8)655		: (p_dev->config_index & 0x20 ?   8 : -24));656 657	if ((p_dev->resource[0]->start & 0xf) == 8)658		return -ENODEV;659 660	p_dev->resource[0]->end = 18;661	p_dev->resource[1]->end = 8;662	p_dev->resource[0]->flags &= ~IO_DATA_PATH_WIDTH;663	p_dev->resource[0]->flags |= IO_DATA_PATH_WIDTH_16;664	p_dev->resource[1]->flags &= ~IO_DATA_PATH_WIDTH;665	p_dev->resource[1]->flags |= IO_DATA_PATH_WIDTH_8;666	p_dev->io_lines = 10;667 668	p_dev->resource[1]->start = p_dev->resource[0]->start;669	p_dev->resource[0]->start = tmp;670	return pcmcia_request_io(p_dev);671}672 673 674static int pcmcia_get_mac_ce(struct pcmcia_device *p_dev,675			     tuple_t *tuple,676			     void *priv)677{678	struct net_device *dev = priv;679 680	if (tuple->TupleDataLen != 13)681		return -EINVAL;682	if ((tuple->TupleData[0] != 2) || (tuple->TupleData[1] != 1) ||683		(tuple->TupleData[2] != 6))684		return -EINVAL;685	/* another try	(James Lehmer's CE2 version 4.1)*/686	dev_addr_mod(dev, 2, &tuple->TupleData[2], 4);687	return 0;688};689 690 691static int692xirc2ps_config(struct pcmcia_device * link)693{694    struct net_device *dev = link->priv;695    struct local_info *local = netdev_priv(dev);696    unsigned int ioaddr;697    int err;698    u8 *buf;699    size_t len;700 701    local->dingo_ccr = NULL;702 703    dev_dbg(&link->dev, "config\n");704 705    /* Is this a valid	card */706    if (link->has_manf_id == 0) {707	pr_notice("manfid not found in CIS\n");708	goto failure;709    }710 711    switch (link->manf_id) {712      case MANFID_XIRCOM:713	local->manf_str = "Xircom";714	break;715      case MANFID_ACCTON:716	local->manf_str = "Accton";717	break;718      case MANFID_COMPAQ:719      case MANFID_COMPAQ2:720	local->manf_str = "Compaq";721	break;722      case MANFID_INTEL:723	local->manf_str = "Intel";724	break;725      case MANFID_TOSHIBA:726	local->manf_str = "Toshiba";727	break;728      default:729	pr_notice("Unknown Card Manufacturer ID: 0x%04x\n",730		  (unsigned)link->manf_id);731	goto failure;732    }733    dev_dbg(&link->dev, "found %s card\n", local->manf_str);734 735    if (!set_card_type(link)) {736	pr_notice("this card is not supported\n");737	goto failure;738    }739 740    /* get the ethernet address from the CIS */741    err = pcmcia_get_mac_from_cis(link, dev);742 743    /* not found: try to get the node-id from tuple 0x89 */744    if (err) {745	    len = pcmcia_get_tuple(link, 0x89, &buf);746	    /* data layout looks like tuple 0x22 */747	    if (buf && len == 8) {748		    if (*buf == CISTPL_FUNCE_LAN_NODE_ID)749			    dev_addr_mod(dev, 2, &buf[2], 4);750		    else751			    err = -1;752	    }753	    kfree(buf);754    }755 756    if (err)757	err = pcmcia_loop_tuple(link, CISTPL_FUNCE, pcmcia_get_mac_ce, dev);758 759    if (err) {760	pr_notice("node-id not found in CIS\n");761	goto failure;762    }763 764    if (local->modem) {765	int pass;766	link->config_flags |= CONF_AUTO_SET_IO;767 768	if (local->dingo) {769	    /* Take the Modem IO port from the CIS and scan for a free770	     * Ethernet port */771	    if (!pcmcia_loop_config(link, xirc2ps_config_modem, NULL))772		    goto port_found;773	} else {774	    /* We do 2 passes here: The first one uses the regular mapping and775	     * the second tries again, thereby considering that the 32 ports are776	     * mirrored every 32 bytes. Actually we use a mirrored port for777	     * the Mako if (on the first pass) the COR bit 5 is set.778	     */779	    for (pass=0; pass < 2; pass++)780		    if (!pcmcia_loop_config(link, xirc2ps_config_check,781						    &pass))782			    goto port_found;783	    /* if special option:784	     * try to configure as Ethernet only.785	     * .... */786	}787	pr_notice("no ports available\n");788    } else {789	link->io_lines = 10;790	link->resource[0]->end = 16;791	link->resource[0]->flags |= IO_DATA_PATH_WIDTH_16;792	for (ioaddr = 0x300; ioaddr < 0x400; ioaddr += 0x10) {793	    link->resource[0]->start = ioaddr;794	    if (!(err = pcmcia_request_io(link)))795		goto port_found;796	}797	link->resource[0]->start = 0; /* let CS decide */798	if ((err = pcmcia_request_io(link)))799	    goto config_error;800    }801  port_found:802 803    /****************804     * Now allocate an interrupt line.	Note that this does not805     * actually assign a handler to the interrupt.806     */807    if ((err=pcmcia_request_irq(link, xirc2ps_interrupt)))808	goto config_error;809 810    link->config_flags |= CONF_ENABLE_IRQ;811    if (do_sound)812	    link->config_flags |= CONF_ENABLE_SPKR;813 814    if ((err = pcmcia_enable_device(link)))815	goto config_error;816 817    if (local->dingo) {818	/* Reset the modem's BAR to the correct value819	 * This is necessary because in the RequestConfiguration call,820	 * the base address of the ethernet port (BasePort1) is written821	 * to the BAR registers of the modem.822	 */823	err = pcmcia_write_config_byte(link, CISREG_IOBASE_0, (u8)824				link->resource[1]->start & 0xff);825	if (err)826	    goto config_error;827 828	err = pcmcia_write_config_byte(link, CISREG_IOBASE_1,829				(link->resource[1]->start >> 8) & 0xff);830	if (err)831	    goto config_error;832 833	/* There is no config entry for the Ethernet part which834	 * is at 0x0800. So we allocate a window into the attribute835	 * memory and write direct to the CIS registers836	 */837	link->resource[2]->flags = WIN_DATA_WIDTH_8 | WIN_MEMORY_TYPE_AM |838					WIN_ENABLE;839	link->resource[2]->start = link->resource[2]->end = 0;840	if ((err = pcmcia_request_window(link, link->resource[2], 0)))841	    goto config_error;842 843	local->dingo_ccr = ioremap(link->resource[2]->start, 0x1000) + 0x0800;844	if ((err = pcmcia_map_mem_page(link, link->resource[2], 0)))845	    goto config_error;846 847	/* Setup the CCRs; there are no infos in the CIS about the Ethernet848	 * part.849	 */850	writeb(0x47, local->dingo_ccr + CISREG_COR);851	ioaddr = link->resource[0]->start;852	writeb(ioaddr & 0xff	  , local->dingo_ccr + CISREG_IOBASE_0);853	writeb((ioaddr >> 8)&0xff , local->dingo_ccr + CISREG_IOBASE_1);854 855      #if 0856	{857	    u_char tmp;858	    pr_info("ECOR:");859	    for (i=0; i < 7; i++) {860		tmp = readb(local->dingo_ccr + i*2);861		pr_cont(" %02x", tmp);862	    }863	    pr_cont("\n");864	    pr_info("DCOR:");865	    for (i=0; i < 4; i++) {866		tmp = readb(local->dingo_ccr + 0x20 + i*2);867		pr_cont(" %02x", tmp);868	    }869	    pr_cont("\n");870	    pr_info("SCOR:");871	    for (i=0; i < 10; i++) {872		tmp = readb(local->dingo_ccr + 0x40 + i*2);873		pr_cont(" %02x", tmp);874	    }875	    pr_cont("\n");876	}877      #endif878 879	writeb(0x01, local->dingo_ccr + 0x20);880	writeb(0x0c, local->dingo_ccr + 0x22);881	writeb(0x00, local->dingo_ccr + 0x24);882	writeb(0x00, local->dingo_ccr + 0x26);883	writeb(0x00, local->dingo_ccr + 0x28);884    }885 886    /* The if_port symbol can be set when the module is loaded */887    local->probe_port=0;888    if (!if_port) {889	local->probe_port = dev->if_port = 1;890    } else if ((if_port >= 1 && if_port <= 2) ||891	       (local->mohawk && if_port==4))892	dev->if_port = if_port;893    else894	pr_notice("invalid if_port requested\n");895 896    /* we can now register the device with the net subsystem */897    dev->irq = link->irq;898    dev->base_addr = link->resource[0]->start;899 900    if (local->dingo)901	do_reset(dev, 1); /* a kludge to make the cem56 work */902 903    SET_NETDEV_DEV(dev, &link->dev);904 905    if ((err=register_netdev(dev))) {906	pr_notice("register_netdev() failed\n");907	goto config_error;908    }909 910    /* give some infos about the hardware */911    netdev_info(dev, "%s: port %#3lx, irq %d, hwaddr %pM\n",912		local->manf_str, (u_long)dev->base_addr, (int)dev->irq,913		dev->dev_addr);914 915    return 0;916 917  config_error:918    xirc2ps_release(link);919    return -ENODEV;920 921  failure:922    return -ENODEV;923} /* xirc2ps_config */924 925static void926xirc2ps_release(struct pcmcia_device *link)927{928	dev_dbg(&link->dev, "release\n");929 930	if (link->resource[2]->end) {931		struct net_device *dev = link->priv;932		struct local_info *local = netdev_priv(dev);933		if (local->dingo)934			iounmap(local->dingo_ccr - 0x0800);935	}936	pcmcia_disable_device(link);937} /* xirc2ps_release */938 939/*====================================================================*/940 941 942static int xirc2ps_suspend(struct pcmcia_device *link)943{944	struct net_device *dev = link->priv;945 946	if (link->open) {947		netif_device_detach(dev);948		do_powerdown(dev);949	}950 951	return 0;952}953 954static int xirc2ps_resume(struct pcmcia_device *link)955{956	struct net_device *dev = link->priv;957 958	if (link->open) {959		do_reset(dev,1);960		netif_device_attach(dev);961	}962 963	return 0;964}965 966 967/*====================================================================*/968 969/****************970 * This is the Interrupt service route.971 */972static irqreturn_t973xirc2ps_interrupt(int irq, void *dev_id)974{975    struct net_device *dev = (struct net_device *)dev_id;976    struct local_info *lp = netdev_priv(dev);977    unsigned int ioaddr;978    u_char saved_page;979    unsigned bytes_rcvd;980    unsigned int_status, eth_status, rx_status, tx_status;981    unsigned rsr, pktlen;982    ulong start_ticks = jiffies; /* fixme: jiffies rollover every 497 days983				  * is this something to worry about?984				  * -- on a laptop?985				  */986 987    if (!netif_device_present(dev))988	return IRQ_HANDLED;989 990    ioaddr = dev->base_addr;991    if (lp->mohawk) { /* must disable the interrupt */992	PutByte(XIRCREG_CR, 0);993    }994 995    pr_debug("%s: interrupt %d at %#x.\n", dev->name, irq, ioaddr);996 997    saved_page = GetByte(XIRCREG_PR);998    /* Read the ISR to see whats the cause for the interrupt.999     * This also clears the interrupt flags on CE2 cards1000     */1001    int_status = GetByte(XIRCREG_ISR);1002    bytes_rcvd = 0;1003  loop_entry:1004    if (int_status == 0xff) { /* card may be ejected */1005	pr_debug("%s: interrupt %d for dead card\n", dev->name, irq);1006	goto leave;1007    }1008    eth_status = GetByte(XIRCREG_ESR);1009 1010    SelectPage(0x40);1011    rx_status  = GetByte(XIRCREG40_RXST0);1012    PutByte(XIRCREG40_RXST0, (~rx_status & 0xff));1013    tx_status = GetByte(XIRCREG40_TXST0);1014    tx_status |= GetByte(XIRCREG40_TXST1) << 8;1015    PutByte(XIRCREG40_TXST0, 0);1016    PutByte(XIRCREG40_TXST1, 0);1017 1018    pr_debug("%s: ISR=%#2.2x ESR=%#2.2x RSR=%#2.2x TSR=%#4.4x\n",1019	  dev->name, int_status, eth_status, rx_status, tx_status);1020 1021    /***** receive section ******/1022    SelectPage(0);1023    while (eth_status & FullPktRcvd) {1024	rsr = GetByte(XIRCREG0_RSR);1025	if (bytes_rcvd > maxrx_bytes && (rsr & PktRxOk)) {1026	    /* too many bytes received during this int, drop the rest of the1027	     * packets */1028	    dev->stats.rx_dropped++;1029	    pr_debug("%s: RX drop, too much done\n", dev->name);1030	} else if (rsr & PktRxOk) {1031	    struct sk_buff *skb;1032 1033	    pktlen = GetWord(XIRCREG0_RBC);1034	    bytes_rcvd += pktlen;1035 1036	    pr_debug("rsr=%#02x packet_length=%u\n", rsr, pktlen);1037 1038	    /* 1 extra so we can use insw */1039	    skb = netdev_alloc_skb(dev, pktlen + 3);1040	    if (!skb) {1041		dev->stats.rx_dropped++;1042	    } else { /* okay get the packet */1043		skb_reserve(skb, 2);1044		if (lp->silicon == 0 ) { /* work around a hardware bug */1045		    unsigned rhsa; /* receive start address */1046 1047		    SelectPage(5);1048		    rhsa = GetWord(XIRCREG5_RHSA0);1049		    SelectPage(0);1050		    rhsa += 3; /* skip control infos */1051		    if (rhsa >= 0x8000)1052			rhsa = 0;1053		    if (rhsa + pktlen > 0x8000) {1054			unsigned i;1055			u_char *buf = skb_put(skb, pktlen);1056			for (i=0; i < pktlen ; i++, rhsa++) {1057			    buf[i] = GetByte(XIRCREG_EDP);1058			    if (rhsa == 0x8000) {1059				rhsa = 0;1060				i--;1061			    }1062			}1063		    } else {1064			insw(ioaddr+XIRCREG_EDP,1065				skb_put(skb, pktlen), (pktlen+1)>>1);1066		    }1067		}1068	      #if 01069		else if (lp->mohawk) {1070		    /* To use this 32 bit access we should use1071		     * a manual optimized loop1072		     * Also the words are swapped, we can get more1073		     * performance by using 32 bit access and swapping1074		     * the words in a register. Will need this for cardbus1075		     *1076		     * Note: don't forget to change the ALLOC_SKB to .. +31077		     */1078		    unsigned i;1079		    u_long *p = skb_put(skb, pktlen);1080		    register u_long a;1081		    unsigned int edpreg = ioaddr+XIRCREG_EDP-2;1082		    for (i=0; i < len ; i += 4, p++) {1083			a = inl(edpreg);1084			__asm__("rorl $16,%0\n\t"1085				:"=q" (a)1086				: "0" (a));1087			*p = a;1088		    }1089		}1090	      #endif1091		else {1092		    insw(ioaddr+XIRCREG_EDP, skb_put(skb, pktlen),1093			    (pktlen+1)>>1);1094		}1095		skb->protocol = eth_type_trans(skb, dev);1096		netif_rx(skb);1097		dev->stats.rx_packets++;1098		dev->stats.rx_bytes += pktlen;1099		if (!(rsr & PhyPkt))1100		    dev->stats.multicast++;1101	    }1102	} else { /* bad packet */1103	    pr_debug("rsr=%#02x\n", rsr);1104	}1105	if (rsr & PktTooLong) {1106	    dev->stats.rx_frame_errors++;1107	    pr_debug("%s: Packet too long\n", dev->name);1108	}1109	if (rsr & CRCErr) {1110	    dev->stats.rx_crc_errors++;1111	    pr_debug("%s: CRC error\n", dev->name);1112	}1113	if (rsr & AlignErr) {1114	    dev->stats.rx_fifo_errors++; /* okay ? */1115	    pr_debug("%s: Alignment error\n", dev->name);1116	}1117 1118	/* clear the received/dropped/error packet */1119	PutWord(XIRCREG0_DO, 0x8000); /* issue cmd: skip_rx_packet */1120 1121	/* get the new ethernet status */1122	eth_status = GetByte(XIRCREG_ESR);1123    }1124    if (rx_status & 0x10) { /* Receive overrun */1125	dev->stats.rx_over_errors++;1126	PutByte(XIRCREG_CR, ClearRxOvrun);1127	pr_debug("receive overrun cleared\n");1128    }1129 1130    /***** transmit section ******/1131    if (int_status & PktTxed) {1132	unsigned n, nn;1133 1134	n = lp->last_ptr_value;1135	nn = GetByte(XIRCREG0_PTR);1136	lp->last_ptr_value = nn;1137	if (nn < n) /* rollover */1138	    dev->stats.tx_packets += 256 - n;1139	else if (n == nn) { /* happens sometimes - don't know why */1140	    pr_debug("PTR not changed?\n");1141	} else1142	    dev->stats.tx_packets += lp->last_ptr_value - n;1143	netif_wake_queue(dev);1144    }1145    if (tx_status & 0x0002) {	/* Excessive collisions */1146	pr_debug("tx restarted due to excessive collisions\n");1147	PutByte(XIRCREG_CR, RestartTx);  /* restart transmitter process */1148    }1149    if (tx_status & 0x0040)1150	dev->stats.tx_aborted_errors++;1151 1152    /* recalculate our work chunk so that we limit the duration of this1153     * ISR to about 1/10 of a second.1154     * Calculate only if we received a reasonable amount of bytes.1155     */1156    if (bytes_rcvd > 1000) {1157	u_long duration = jiffies - start_ticks;1158 1159	if (duration >= HZ/10) { /* if more than about 1/10 second */1160	    maxrx_bytes = (bytes_rcvd * (HZ/10)) / duration;1161	    if (maxrx_bytes < 2000)1162		maxrx_bytes = 2000;1163	    else if (maxrx_bytes > 22000)1164		maxrx_bytes = 22000;1165	    pr_debug("set maxrx=%u (rcvd=%u ticks=%lu)\n",1166		  maxrx_bytes, bytes_rcvd, duration);1167	} else if (!duration && maxrx_bytes < 22000) {1168	    /* now much faster */1169	    maxrx_bytes += 2000;1170	    if (maxrx_bytes > 22000)1171		maxrx_bytes = 22000;1172	    pr_debug("set maxrx=%u\n", maxrx_bytes);1173	}1174    }1175 1176  leave:1177    if (lockup_hack) {1178	if (int_status != 0xff && (int_status = GetByte(XIRCREG_ISR)) != 0)1179	    goto loop_entry;1180    }1181    SelectPage(saved_page);1182    PutByte(XIRCREG_CR, EnableIntr);  /* re-enable interrupts */1183    /* Instead of dropping packets during a receive, we could1184     * force an interrupt with this command:1185     *	  PutByte(XIRCREG_CR, EnableIntr|ForceIntr);1186     */1187    return IRQ_HANDLED;1188} /* xirc2ps_interrupt */1189 1190/*====================================================================*/1191 1192static void1193xirc2ps_tx_timeout_task(struct work_struct *work)1194{1195	struct local_info *local =1196		container_of(work, struct local_info, tx_timeout_task);1197	struct net_device *dev = local->dev;1198    /* reset the card */1199    do_reset(dev,1);1200    netif_trans_update(dev); /* prevent tx timeout */1201    netif_wake_queue(dev);1202}1203 1204static void1205xirc_tx_timeout(struct net_device *dev, unsigned int txqueue)1206{1207    struct local_info *lp = netdev_priv(dev);1208    dev->stats.tx_errors++;1209    netdev_notice(dev, "transmit timed out\n");1210    schedule_work(&lp->tx_timeout_task);1211}1212 1213static netdev_tx_t1214do_start_xmit(struct sk_buff *skb, struct net_device *dev)1215{1216    struct local_info *lp = netdev_priv(dev);1217    unsigned int ioaddr = dev->base_addr;1218    int okay;1219    unsigned freespace;1220    unsigned pktlen = skb->len;1221 1222    pr_debug("do_start_xmit(skb=%p, dev=%p) len=%u\n",1223	  skb, dev, pktlen);1224 1225 1226    /* adjust the packet length to min. required1227     * and hope that the buffer is large enough1228     * to provide some random data.1229     * fixme: For Mohawk we can change this by sending1230     * a larger packetlen than we actually have; the chip will1231     * pad this in his buffer with random bytes1232     */1233    if (pktlen < ETH_ZLEN)1234    {1235        if (skb_padto(skb, ETH_ZLEN))1236		return NETDEV_TX_OK;1237	pktlen = ETH_ZLEN;1238    }1239 1240    netif_stop_queue(dev);1241    SelectPage(0);1242    PutWord(XIRCREG0_TRS, (u_short)pktlen+2);1243    freespace = GetWord(XIRCREG0_TSO) & 0x7fff;1244    /* TRS doesn't work - (indeed it is eliminated with sil-rev 1) */1245    okay = pktlen +2 < freespace;1246    pr_debug("%s: avail. tx space=%u%s\n",1247	  dev->name, freespace, okay ? " (okay)":" (not enough)");1248    if (!okay) { /* not enough space */1249	return NETDEV_TX_BUSY;  /* upper layer may decide to requeue this packet */1250    }1251    /* send the packet */1252    PutWord(XIRCREG_EDP, (u_short)pktlen);1253    outsw(ioaddr+XIRCREG_EDP, skb->data, pktlen>>1);1254    if (pktlen & 1)1255	PutByte(XIRCREG_EDP, skb->data[pktlen-1]);1256 1257    if (lp->mohawk)1258	PutByte(XIRCREG_CR, TransmitPacket|EnableIntr);1259 1260    dev_kfree_skb (skb);1261    dev->stats.tx_bytes += pktlen;1262    netif_start_queue(dev);1263    return NETDEV_TX_OK;1264}1265 1266struct set_address_info {1267	int reg_nr;1268	int page_nr;1269	int mohawk;1270	unsigned int ioaddr;1271};1272 1273static void set_address(struct set_address_info *sa_info, const char *addr)1274{1275	unsigned int ioaddr = sa_info->ioaddr;1276	int i;1277 1278	for (i = 0; i < 6; i++) {1279		if (sa_info->reg_nr > 15) {1280			sa_info->reg_nr = 8;1281			sa_info->page_nr++;1282			SelectPage(sa_info->page_nr);1283		}1284		if (sa_info->mohawk)1285			PutByte(sa_info->reg_nr++, addr[5 - i]);1286		else1287			PutByte(sa_info->reg_nr++, addr[i]);1288	}1289}1290 1291/****************1292 * Set all addresses: This first one is the individual address,1293 * the next 9 addresses are taken from the multicast list and1294 * the rest is filled with the individual address.1295 */1296static void set_addresses(struct net_device *dev)1297{1298	unsigned int ioaddr = dev->base_addr;1299	struct local_info *lp = netdev_priv(dev);1300	struct netdev_hw_addr *ha;1301	struct set_address_info sa_info;1302	int i;1303 1304	/*1305	 * Setup the info structure so that by first set_address call it will do1306	 * SelectPage with the right page number. Hence these ones here.1307	 */1308	sa_info.reg_nr = 15 + 1;1309	sa_info.page_nr = 0x50 - 1;1310	sa_info.mohawk = lp->mohawk;1311	sa_info.ioaddr = ioaddr;1312 1313	set_address(&sa_info, dev->dev_addr);1314	i = 0;1315	netdev_for_each_mc_addr(ha, dev) {1316		if (i++ == 9)1317			break;1318		set_address(&sa_info, ha->addr);1319	}1320	while (i++ < 9)1321		set_address(&sa_info, dev->dev_addr);1322	SelectPage(0);1323}1324 1325/****************1326 * Set or clear the multicast filter for this adaptor.1327 * We can filter up to 9 addresses, if more are requested we set1328 * multicast promiscuous mode.1329 */1330 1331static void1332set_multicast_list(struct net_device *dev)1333{1334    unsigned int ioaddr = dev->base_addr;1335    unsigned value;1336 1337    SelectPage(0x42);1338    value = GetByte(XIRCREG42_SWC1) & 0xC0;1339 1340    if (dev->flags & IFF_PROMISC) { /* snoop */1341	PutByte(XIRCREG42_SWC1, value | 0x06); /* set MPE and PME */1342    } else if (netdev_mc_count(dev) > 9 || (dev->flags & IFF_ALLMULTI)) {1343	PutByte(XIRCREG42_SWC1, value | 0x02); /* set MPE */1344    } else if (!netdev_mc_empty(dev)) {1345	/* the chip can filter 9 addresses perfectly */1346	PutByte(XIRCREG42_SWC1, value | 0x01);1347	SelectPage(0x40);1348	PutByte(XIRCREG40_CMD0, Offline);1349	set_addresses(dev);1350	SelectPage(0x40);1351	PutByte(XIRCREG40_CMD0, EnableRecv | Online);1352    } else { /* standard usage */1353	PutByte(XIRCREG42_SWC1, value | 0x00);1354    }1355    SelectPage(0);1356}1357 1358static int1359do_config(struct net_device *dev, struct ifmap *map)1360{1361    struct local_info *local = netdev_priv(dev);1362 1363    pr_debug("do_config(%p)\n", dev);1364    if (map->port != 255 && map->port != dev->if_port) {1365	if (map->port > 4)1366	    return -EINVAL;1367	if (!map->port) {1368	    local->probe_port = 1;1369	    WRITE_ONCE(dev->if_port, 1);1370	} else {1371	    local->probe_port = 0;1372	    WRITE_ONCE(dev->if_port, map->port);1373	}1374	netdev_info(dev, "switching to %s port\n", if_names[dev->if_port]);1375	do_reset(dev,1);  /* not the fine way :-) */1376    }1377    return 0;1378}1379 1380/****************1381 * Open the driver1382 */1383static int1384do_open(struct net_device *dev)1385{1386    struct local_info *lp = netdev_priv(dev);1387    struct pcmcia_device *link = lp->p_dev;1388 1389    dev_dbg(&link->dev, "do_open(%p)\n", dev);1390 1391    /* Check that the PCMCIA card is still here. */1392    /* Physical device present signature. */1393    if (!pcmcia_dev_present(link))1394	return -ENODEV;1395 1396    /* okay */1397    link->open++;1398 1399    netif_start_queue(dev);1400    do_reset(dev,1);1401 1402    return 0;1403}1404 1405static void netdev_get_drvinfo(struct net_device *dev,1406			       struct ethtool_drvinfo *info)1407{1408	strscpy(info->driver, "xirc2ps_cs", sizeof(info->driver));1409	snprintf(info->bus_info, sizeof(info->bus_info), "PCMCIA 0x%lx",1410		 dev->base_addr);1411}1412 1413static const struct ethtool_ops netdev_ethtool_ops = {1414	.get_drvinfo		= netdev_get_drvinfo,1415};1416 1417static int1418do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)1419{1420    struct local_info *local = netdev_priv(dev);1421    unsigned int ioaddr = dev->base_addr;1422    struct mii_ioctl_data *data = if_mii(rq);1423 1424    pr_debug("%s: ioctl(%-.6s, %#04x) %04x %04x %04x %04x\n",1425	  dev->name, rq->ifr_ifrn.ifrn_name, cmd,1426	  data->phy_id, data->reg_num, data->val_in, data->val_out);1427 1428    if (!local->mohawk)1429	return -EOPNOTSUPP;1430 1431    switch(cmd) {1432      case SIOCGMIIPHY:		/* Get the address of the PHY in use. */1433	data->phy_id = 0;	/* we have only this address */1434	fallthrough;1435      case SIOCGMIIREG:		/* Read the specified MII register. */1436	data->val_out = mii_rd(ioaddr, data->phy_id & 0x1f,1437			       data->reg_num & 0x1f);1438	break;1439      case SIOCSMIIREG:		/* Write the specified MII register */1440	mii_wr(ioaddr, data->phy_id & 0x1f, data->reg_num & 0x1f, data->val_in,1441	       16);1442	break;1443      default:1444	return -EOPNOTSUPP;1445    }1446    return 0;1447}1448 1449static void1450hardreset(struct net_device *dev)1451{1452    struct local_info *local = netdev_priv(dev);1453    unsigned int ioaddr = dev->base_addr;1454 1455    SelectPage(4);1456    udelay(1);1457    PutByte(XIRCREG4_GPR1, 0);	     /* clear bit 0: power down */1458    msleep(40);				     /* wait 40 msec */1459    if (local->mohawk)1460	PutByte(XIRCREG4_GPR1, 1);	 /* set bit 0: power up */1461    else1462	PutByte(XIRCREG4_GPR1, 1 | 4);	 /* set bit 0: power up, bit 2: AIC */1463    msleep(20);			     /* wait 20 msec */1464}1465 1466static void1467do_reset(struct net_device *dev, int full)1468{1469    struct local_info *local = netdev_priv(dev);1470    unsigned int ioaddr = dev->base_addr;1471    unsigned value;1472 1473    pr_debug("%s: do_reset(%p,%d)\n", dev->name, dev, full);1474 1475    hardreset(dev);1476    PutByte(XIRCREG_CR, SoftReset); /* set */1477    msleep(20);			     /* wait 20 msec */1478    PutByte(XIRCREG_CR, 0);	     /* clear */1479    msleep(40);			     /* wait 40 msec */1480    if (local->mohawk) {1481	SelectPage(4);1482	/* set pin GP1 and GP2 to output  (0x0c)1483	 * set GP1 to low to power up the ML6692 (0x00)1484	 * set GP2 to high to power up the 10Mhz chip  (0x02)1485	 */1486	PutByte(XIRCREG4_GPR0, 0x0e);1487    }1488 1489    /* give the circuits some time to power up */1490    msleep(500);			/* about 500ms */1491 1492    local->last_ptr_value = 0;1493    local->silicon = local->mohawk ? (GetByte(XIRCREG4_BOV) & 0x70) >> 41494				   : (GetByte(XIRCREG4_BOV) & 0x30) >> 4;1495 1496    if (local->probe_port) {1497	if (!local->mohawk) {1498	    SelectPage(4);1499	    PutByte(XIRCREG4_GPR0, 4);1500	    local->probe_port = 0;1501	}1502    } else if (dev->if_port == 2) { /* enable 10Base2 */1503	SelectPage(0x42);1504	PutByte(XIRCREG42_SWC1, 0xC0);1505    } else { /* enable 10BaseT */1506	SelectPage(0x42);1507	PutByte(XIRCREG42_SWC1, 0x80);1508    }1509    msleep(40);			     /* wait 40 msec to let it complete */1510 1511  #if 01512    {1513	SelectPage(0);1514	value = GetByte(XIRCREG_ESR);	 /* read the ESR */1515	pr_debug("%s: ESR is: %#02x\n", dev->name, value);1516    }1517  #endif1518 1519    /* setup the ECR */1520    SelectPage(1);1521    PutByte(XIRCREG1_IMR0, 0xff); /* allow all ints */1522    PutByte(XIRCREG1_IMR1, 1	); /* and Set TxUnderrunDetect */1523    value = GetByte(XIRCREG1_ECR);1524  #if 01525    if (local->mohawk)1526	value |= DisableLinkPulse;1527    PutByte(XIRCREG1_ECR, value);1528  #endif1529    pr_debug("%s: ECR is: %#02x\n", dev->name, value);1530 1531    SelectPage(0x42);1532    PutByte(XIRCREG42_SWC0, 0x20); /* disable source insertion */1533 1534    if (local->silicon != 1) {1535	/* set the local memory dividing line.1536	 * The comments in the sample code say that this is only1537	 * settable with the scipper version 2 which is revision 0.1538	 * Always for CE3 cards1539	 */1540	SelectPage(2);1541	PutWord(XIRCREG2_RBS, 0x2000);1542    }1543 1544    if (full)1545	set_addresses(dev);1546 1547    /* Hardware workaround:1548     * The receive byte pointer after reset is off by 1 so we need1549     * to move the offset pointer back to 0.1550     */1551    SelectPage(0);1552    PutWord(XIRCREG0_DO, 0x2000); /* change offset command, off=0 */1553 1554    /* setup MAC IMRs and clear status registers */1555    SelectPage(0x40);		     /* Bit 7 ... bit 0 */1556    PutByte(XIRCREG40_RMASK0, 0xff); /* ROK, RAB, rsv, RO, CRC, AE, PTL, MP */1557    PutByte(XIRCREG40_TMASK0, 0xff); /* TOK, TAB, SQE, LL, TU, JAB, EXC, CRS */1558    PutByte(XIRCREG40_TMASK1, 0xb0); /* rsv, rsv, PTD, EXT, rsv,rsv,rsv, rsv*/1559    PutByte(XIRCREG40_RXST0,  0x00); /* ROK, RAB, REN, RO, CRC, AE, PTL, MP */1560    PutByte(XIRCREG40_TXST0,  0x00); /* TOK, TAB, SQE, LL, TU, JAB, EXC, CRS */1561    PutByte(XIRCREG40_TXST1,  0x00); /* TEN, rsv, PTD, EXT, retry_counter:4  */1562 1563    if (full && local->mohawk && init_mii(dev)) {1564	if (dev->if_port == 4 || local->dingo || local->new_mii) {1565	    netdev_info(dev, "MII selected\n");1566	    SelectPage(2);1567	    PutByte(XIRCREG2_MSR, GetByte(XIRCREG2_MSR) | 0x08);1568	    msleep(20);1569	} else {1570	    netdev_info(dev, "MII detected; using 10mbs\n");1571	    SelectPage(0x42);1572	    if (dev->if_port == 2) /* enable 10Base2 */1573		PutByte(XIRCREG42_SWC1, 0xC0);1574	    else  /* enable 10BaseT */1575		PutByte(XIRCREG42_SWC1, 0x80);1576	    msleep(40);			/* wait 40 msec to let it complete */1577	}1578	if (full_duplex)1579	    PutByte(XIRCREG1_ECR, GetByte(XIRCREG1_ECR | FullDuplex));1580    } else {  /* No MII */1581	SelectPage(0);1582	value = GetByte(XIRCREG_ESR);	 /* read the ESR */1583	dev->if_port = (value & MediaSelect) ? 1 : 2;1584    }1585 1586    /* configure the LEDs */1587    SelectPage(2);1588    if (dev->if_port == 1 || dev->if_port == 4) /* TP: Link and Activity */1589	PutByte(XIRCREG2_LED, 0x3b);1590    else			      /* Coax: Not-Collision and Activity */1591	PutByte(XIRCREG2_LED, 0x3a);1592 1593    if (local->dingo)1594	PutByte(0x0b, 0x04); /* 100 Mbit LED */1595 1596    /* enable receiver and put the mac online */1597    if (full) {1598	set_multicast_list(dev);1599	SelectPage(0x40);1600	PutByte(XIRCREG40_CMD0, EnableRecv | Online);1601    }1602 1603    /* setup Ethernet IMR and enable interrupts */1604    SelectPage(1);1605    PutByte(XIRCREG1_IMR0, 0xff);1606    udelay(1);1607    SelectPage(0);1608    PutByte(XIRCREG_CR, EnableIntr);1609    if (local->modem && !local->dingo) { /* do some magic */1610	if (!(GetByte(0x10) & 0x01))1611	    PutByte(0x10, 0x11); /* unmask master-int bit */1612    }1613 1614    if (full)1615	netdev_info(dev, "media %s, silicon revision %d\n",1616		    if_names[dev->if_port], local->silicon);1617    /* We should switch back to page 0 to avoid a bug in revision 01618     * where regs with offset below 8 can't be read after an access1619     * to the MAC registers */1620    SelectPage(0);1621}1622 1623/****************1624 * Initialize the Media-Independent-Interface1625 * Returns: True if we have a good MII1626 */1627static int1628init_mii(struct net_device *dev)1629{1630    struct local_info *local = netdev_priv(dev);1631    unsigned int ioaddr = dev->base_addr;1632    unsigned control, status, linkpartner;1633    int i;1634 1635    if (if_port == 4 || if_port == 1) { /* force 100BaseT or 10BaseT */1636	dev->if_port = if_port;1637	local->probe_port = 0;1638	return 1;1639    }1640 1641    status = mii_rd(ioaddr,  0, 1);1642    if ((status & 0xff00) != 0x7800)1643	return 0; /* No MII */1644 1645    local->new_mii = (mii_rd(ioaddr, 0, 2) != 0xffff);1646    1647    if (local->probe_port)1648	control = 0x1000; /* auto neg */1649    else if (dev->if_port == 4)1650	control = 0x2000; /* no auto neg, 100mbs mode */1651    else1652	control = 0x0000; /* no auto neg, 10mbs mode */1653    mii_wr(ioaddr,  0, 0, control, 16);1654    udelay(100);1655    control = mii_rd(ioaddr, 0, 0);1656 1657    if (control & 0x0400) {1658	netdev_notice(dev, "can't take PHY out of isolation mode\n");1659	local->probe_port = 0;1660	return 0;1661    }1662 1663    if (local->probe_port) {1664	/* according to the DP83840A specs the auto negotiation process1665	 * may take up to 3.5 sec, so we use this also for our ML66921666	 * Fixme: Better to use a timer here!1667	 */1668	for (i=0; i < 35; i++) {1669	    msleep(100);	 /* wait 100 msec */1670	    status = mii_rd(ioaddr,  0, 1);1671	    if ((status & 0x0020) && (status & 0x0004))1672		break;1673	}1674 1675	if (!(status & 0x0020)) {1676	    netdev_info(dev, "autonegotiation failed; using 10mbs\n");1677	    if (!local->new_mii) {1678		control = 0x0000;1679		mii_wr(ioaddr,  0, 0, control, 16);1680		udelay(100);1681		SelectPage(0);1682		dev->if_port = (GetByte(XIRCREG_ESR) & MediaSelect) ? 1 : 2;1683	    }1684	} else {1685	    linkpartner = mii_rd(ioaddr, 0, 5);1686	    netdev_info(dev, "MII link partner: %04x\n", linkpartner);1687	    if (linkpartner & 0x0080) {1688		dev->if_port = 4;1689	    } else1690		dev->if_port = 1;1691	}1692    }1693 1694    return 1;1695}1696 1697static void1698do_powerdown(struct net_device *dev)1699{1700 1701    unsigned int ioaddr = dev->base_addr;1702 1703    pr_debug("do_powerdown(%p)\n", dev);1704 1705    SelectPage(4);1706    PutByte(XIRCREG4_GPR1, 0);	     /* clear bit 0: power down */1707    SelectPage(0);1708}1709 1710static int1711do_stop(struct net_device *dev)1712{1713    unsigned int ioaddr = dev->base_addr;1714    struct local_info *lp = netdev_priv(dev);1715    struct pcmcia_device *link = lp->p_dev;1716 1717    dev_dbg(&link->dev, "do_stop(%p)\n", dev);1718 1719    if (!link)1720	return -ENODEV;1721 1722    netif_stop_queue(dev);1723 1724    SelectPage(0);1725    PutByte(XIRCREG_CR, 0);  /* disable interrupts */1726    SelectPage(0x01);1727    PutByte(XIRCREG1_IMR0, 0x00); /* forbid all ints */1728    SelectPage(4);1729    PutByte(XIRCREG4_GPR1, 0);	/* clear bit 0: power down */1730    SelectPage(0);1731 1732    link->open--;1733    return 0;1734}1735 1736static const struct pcmcia_device_id xirc2ps_ids[] = {1737	PCMCIA_PFC_DEVICE_MANF_CARD(0, 0x0089, 0x110a),1738	PCMCIA_PFC_DEVICE_MANF_CARD(0, 0x0138, 0x110a),1739	PCMCIA_PFC_DEVICE_PROD_ID13(0, "Xircom", "CEM28", 0x2e3ee845, 0x0ea978ea),1740	PCMCIA_PFC_DEVICE_PROD_ID13(0, "Xircom", "CEM33", 0x2e3ee845, 0x80609023),1741	PCMCIA_PFC_DEVICE_PROD_ID13(0, "Xircom", "CEM56", 0x2e3ee845, 0xa650c32a),1742	PCMCIA_PFC_DEVICE_PROD_ID13(0, "Xircom", "REM10", 0x2e3ee845, 0x76df1d29),1743	PCMCIA_PFC_DEVICE_PROD_ID13(0, "Xircom", "XEM5600", 0x2e3ee845, 0xf1403719),1744	PCMCIA_PFC_DEVICE_PROD_ID12(0, "Xircom", "CreditCard Ethernet+Modem II", 0x2e3ee845, 0xeca401bf),1745	PCMCIA_DEVICE_MANF_CARD(0x01bf, 0x010a),1746	PCMCIA_DEVICE_PROD_ID13("Toshiba Information Systems", "TPCENET", 0x1b3b94fe, 0xf381c1a2),1747	PCMCIA_DEVICE_PROD_ID13("Xircom", "CE3-10/100", 0x2e3ee845, 0x0ec0ac37),1748	PCMCIA_DEVICE_PROD_ID13("Xircom", "PS-CE2-10", 0x2e3ee845, 0x947d9073),1749	PCMCIA_DEVICE_PROD_ID13("Xircom", "R2E-100BTX", 0x2e3ee845, 0x2464a6e3),1750	PCMCIA_DEVICE_PROD_ID13("Xircom", "RE-10", 0x2e3ee845, 0x3e08d609),1751	PCMCIA_DEVICE_PROD_ID13("Xircom", "XE2000", 0x2e3ee845, 0xf7188e46),1752	PCMCIA_DEVICE_PROD_ID12("Compaq", "Ethernet LAN Card", 0x54f7c49c, 0x9fd2f0a2),1753	PCMCIA_DEVICE_PROD_ID12("Compaq", "Netelligent 10/100 PC Card", 0x54f7c49c, 0xefe96769),1754	PCMCIA_DEVICE_PROD_ID12("Intel", "EtherExpress(TM) PRO/100 PC Card Mobile Adapter16", 0x816cc815, 0x174397db),1755	PCMCIA_DEVICE_PROD_ID12("Toshiba", "10/100 Ethernet PC Card", 0x44a09d9c, 0xb44deecf),1756	/* also matches CFE-10 cards! */1757	/* PCMCIA_DEVICE_MANF_CARD(0x0105, 0x010a), */1758	PCMCIA_DEVICE_NULL,1759};1760MODULE_DEVICE_TABLE(pcmcia, xirc2ps_ids);1761 1762 1763static struct pcmcia_driver xirc2ps_cs_driver = {1764	.owner		= THIS_MODULE,1765	.name		= "xirc2ps_cs",1766	.probe		= xirc2ps_probe,1767	.remove		= xirc2ps_detach,1768	.id_table       = xirc2ps_ids,1769	.suspend	= xirc2ps_suspend,1770	.resume		= xirc2ps_resume,1771};1772module_pcmcia_driver(xirc2ps_cs_driver);1773 1774#ifndef MODULE1775static int __init setup_xirc2ps_cs(char *str)1776{1777	/* if_port, full_duplex, do_sound, lockup_hack1778	 */1779	int ints[10] = { -1 };1780 1781	str = get_options(str, ARRAY_SIZE(ints), ints);1782 1783#define MAYBE_SET(X,Y) if (ints[0] >= Y && ints[Y] != -1) { X = ints[Y]; }1784	MAYBE_SET(if_port, 3);1785	MAYBE_SET(full_duplex, 4);1786	MAYBE_SET(do_sound, 5);1787	MAYBE_SET(lockup_hack, 6);1788#undef  MAYBE_SET1789 1790	return 1;1791}1792 1793__setup("xirc2ps_cs=", setup_xirc2ps_cs);1794#endif1795