brintos

brintos / linux-shallow public Read only

0
0
Text · 6.2 KiB · ddf4840 Raw
142 lines · c
1/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */2/*3 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH4 * Copyright (C) 2013-2014, 2018-2024 Intel Corporation5 * Copyright (C) 2015 Intel Deutschland GmbH6 */7#ifndef __MVM_CONSTANTS_H8#define __MVM_CONSTANTS_H9 10#include <linux/ieee80211.h>11#include "fw-api.h"12 13#define IWL_MVM_UAPSD_NOAGG_BSSIDS_NUM		2014#define IWL_MVM_BT_COEX_DISABLE_ESR_THRESH	6915#define IWL_MVM_BT_COEX_ENABLE_ESR_THRESH	6316#define IWL_MVM_BT_COEX_WIFI_LOSS_THRESH	017#define IWL_MVM_TRIGGER_LINK_SEL_TIME_SEC	3018#define IWL_MVM_TPT_COUNT_WINDOW_SEC		519#define IWL_MVM_BCN_LOSS_EXIT_ESR_THRESH_2_LINKS	520#define IWL_MVM_BCN_LOSS_EXIT_ESR_THRESH	1121 22#define IWL_MVM_DEFAULT_PS_TX_DATA_TIMEOUT	(100 * USEC_PER_MSEC)23#define IWL_MVM_DEFAULT_PS_RX_DATA_TIMEOUT	(100 * USEC_PER_MSEC)24#define IWL_MVM_WOWLAN_PS_TX_DATA_TIMEOUT	(10 * USEC_PER_MSEC)25#define IWL_MVM_WOWLAN_PS_RX_DATA_TIMEOUT	(10 * USEC_PER_MSEC)26#define IWL_MVM_SHORT_PS_TX_DATA_TIMEOUT	(2 * 1024) /* defined in TU */27#define IWL_MVM_SHORT_PS_RX_DATA_TIMEOUT	(40 * 1024) /* defined in TU */28#define IWL_MVM_P2P_LOWLATENCY_PS_ENABLE	129#define IWL_MVM_UAPSD_RX_DATA_TIMEOUT		(50 * USEC_PER_MSEC)30#define IWL_MVM_UAPSD_TX_DATA_TIMEOUT		(50 * USEC_PER_MSEC)31#define IWL_MVM_UAPSD_QUEUES		(IEEE80211_WMM_IE_STA_QOSINFO_AC_VO |\32					 IEEE80211_WMM_IE_STA_QOSINFO_AC_VI |\33					 IEEE80211_WMM_IE_STA_QOSINFO_AC_BK |\34					 IEEE80211_WMM_IE_STA_QOSINFO_AC_BE)35#define IWL_MVM_PS_HEAVY_TX_THLD_PACKETS	2036#define IWL_MVM_PS_HEAVY_RX_THLD_PACKETS	837#define IWL_MVM_PS_SNOOZE_HEAVY_TX_THLD_PACKETS	3038#define IWL_MVM_PS_SNOOZE_HEAVY_RX_THLD_PACKETS	2039#define IWL_MVM_PS_HEAVY_TX_THLD_PERCENT	5040#define IWL_MVM_PS_HEAVY_RX_THLD_PERCENT	5041#define IWL_MVM_PS_SNOOZE_INTERVAL		2542#define IWL_MVM_PS_SNOOZE_WINDOW		5043#define IWL_MVM_WOWLAN_PS_SNOOZE_WINDOW		2544#define IWL_MVM_LOWLAT_QUOTA_MIN_PERCENT	6445#define IWL_MVM_BT_COEX_EN_RED_TXP_THRESH	6246#define IWL_MVM_BT_COEX_DIS_RED_TXP_THRESH	6547#define IWL_MVM_BT_COEX_SYNC2SCO		148#define IWL_MVM_BT_COEX_MPLUT			149#define IWL_MVM_BT_COEX_RRC			150#define IWL_MVM_BT_COEX_TTC			151#define IWL_MVM_BT_COEX_MPLUT_REG0		0x2200220052#define IWL_MVM_BT_COEX_MPLUT_REG1		0x1111845153#define IWL_MVM_BT_COEX_ANTENNA_COUPLING_THRS	3054#define IWL_MVM_FW_MCAST_FILTER_PASS_ALL	055#define IWL_MVM_FW_BCAST_FILTER_PASS_ALL	056#define IWL_MVM_QUOTA_THRESHOLD			457#define IWL_MVM_RS_RSSI_BASED_INIT_RATE         058#define IWL_MVM_RS_80_20_FAR_RANGE_TWEAK	159#define IWL_MVM_TOF_IS_RESPONDER		060#define IWL_MVM_HW_CSUM_DISABLE			061#define IWL_MVM_ADWELL_ENABLE			162#define IWL_MVM_ADWELL_MAX_BUDGET		063#define IWL_MVM_TCM_LOAD_MEDIUM_THRESH		10 /* percentage */64#define IWL_MVM_TCM_LOAD_HIGH_THRESH		50 /* percentage */65#define IWL_MVM_TCM_LOWLAT_ENABLE_THRESH	100 /* packets/10 seconds */66#define IWL_MVM_UAPSD_NONAGG_PERIOD		5000 /* msecs */67#define IWL_MVM_UAPSD_NOAGG_LIST_LEN		IWL_MVM_UAPSD_NOAGG_BSSIDS_NUM68#define IWL_MVM_NON_TRANSMITTING_AP		069#define IWL_MVM_CONN_LISTEN_INTERVAL		1070#define IWL_MVM_RS_NUM_TRY_BEFORE_ANT_TOGGLE    171#define IWL_MVM_RS_HT_VHT_RETRIES_PER_RATE      272#define IWL_MVM_RS_HT_VHT_RETRIES_PER_RATE_TW   173#define IWL_MVM_RS_INITIAL_MIMO_NUM_RATES       374#define IWL_MVM_RS_INITIAL_SISO_NUM_RATES       375#define IWL_MVM_RS_INITIAL_LEGACY_NUM_RATES     276#define IWL_MVM_RS_INITIAL_LEGACY_RETRIES       277#define IWL_MVM_RS_SECONDARY_LEGACY_RETRIES	178#define IWL_MVM_RS_SECONDARY_LEGACY_NUM_RATES   1679#define IWL_MVM_RS_SECONDARY_SISO_NUM_RATES     380#define IWL_MVM_RS_SECONDARY_SISO_RETRIES       181#define IWL_MVM_RS_RATE_MIN_FAILURE_TH		382#define IWL_MVM_RS_RATE_MIN_SUCCESS_TH		883#define IWL_MVM_RS_STAY_IN_COLUMN_TIMEOUT	5	/* Seconds */84#define IWL_MVM_RS_IDLE_TIMEOUT			5	/* Seconds */85#define IWL_MVM_RS_MISSED_RATE_MAX		1586#define IWL_MVM_RS_LEGACY_FAILURE_LIMIT		16087#define IWL_MVM_RS_LEGACY_SUCCESS_LIMIT		48088#define IWL_MVM_RS_LEGACY_TABLE_COUNT		16089#define IWL_MVM_RS_NON_LEGACY_FAILURE_LIMIT	40090#define IWL_MVM_RS_NON_LEGACY_SUCCESS_LIMIT	450091#define IWL_MVM_RS_NON_LEGACY_TABLE_COUNT	150092#define IWL_MVM_RS_SR_FORCE_DECREASE		15	/* percent */93#define IWL_MVM_RS_SR_NO_DECREASE		85	/* percent */94#define IWL_MVM_RS_AGG_TIME_LIMIT	        4000    /* 4 msecs. valid 100-8000 */95#define IWL_MVM_RS_AGG_DISABLE_START	        396#define IWL_MVM_RS_AGG_START_THRESHOLD	        10	/* num frames per second */97#define IWL_MVM_RS_TPC_SR_FORCE_INCREASE	75	/* percent */98#define IWL_MVM_RS_TPC_SR_NO_INCREASE		85	/* percent */99#define IWL_MVM_RS_TPC_TX_POWER_STEP		3100#define IWL_MVM_ENABLE_EBS			1101#define IWL_MVM_FTM_INITIATOR_ALGO		IWL_TOF_ALGO_TYPE_MAX_LIKE102#define IWL_MVM_FTM_INITIATOR_DYNACK		true103#define IWL_MVM_FTM_LMR_FEEDBACK_TERMINATE	false104#define IWL_MVM_FTM_TEST_INCORRECT_SAC	        false105#define IWL_MVM_FTM_R2I_MAX_REP			7106#define IWL_MVM_FTM_I2R_MAX_REP			7107#define IWL_MVM_FTM_R2I_MAX_STS			1108#define IWL_MVM_FTM_I2R_MAX_STS			1109#define IWL_MVM_FTM_R2I_MAX_TOTAL_LTF		3110#define IWL_MVM_FTM_I2R_MAX_TOTAL_LTF		3111#define IWL_MVM_FTM_INITIATOR_SECURE_LTF	false112#define IWL_MVM_FTM_RESP_NDP_SUPPORT		true113#define IWL_MVM_FTM_RESP_LMR_FEEDBACK_SUPPORT	true114#define IWL_MVM_FTM_NON_TB_MIN_TIME_BETWEEN_MSR	7115#define IWL_MVM_FTM_NON_TB_MAX_TIME_BETWEEN_MSR	1000116#define IWL_MVM_D3_DEBUG			false117#define IWL_MVM_USE_TWT				true118#define IWL_MVM_AMPDU_CONSEC_DROPS_DELBA	20119#define IWL_MVM_FTM_INITIATOR_ENABLE_SMOOTH     false120#define IWL_MVM_FTM_INITIATOR_SMOOTH_ALPHA      40121/*  20016 pSec is 6 meter RTT, meaning 3 meter range */122#define IWL_MVM_FTM_INITIATOR_SMOOTH_UNDERSHOOT 20016123#define IWL_MVM_FTM_INITIATOR_SMOOTH_OVERSHOOT  20016124#define IWL_MVM_FTM_INITIATOR_SMOOTH_AGE_SEC    2125#define IWL_MVM_DISABLE_AP_FILS			false126#define IWL_MVM_6GHZ_PASSIVE_SCAN_TIMEOUT       3000 /* in seconds */127#define IWL_MVM_6GHZ_PASSIVE_SCAN_ASSOC_TIMEOUT 60   /* in seconds */128#define IWL_MVM_MIN_BEACON_INTERVAL_TU		16129#define IWL_MVM_AUTO_EML_ENABLE                 true130 131#define IWL_MVM_HIGH_RSSI_THRESH_20MHZ		-67132#define IWL_MVM_LOW_RSSI_THRESH_20MHZ		-71133#define IWL_MVM_HIGH_RSSI_THRESH_40MHZ		-64134#define IWL_MVM_LOW_RSSI_THRESH_40MHZ		-67135#define IWL_MVM_HIGH_RSSI_THRESH_80MHZ		-61136#define IWL_MVM_LOW_RSSI_THRESH_80MHZ		-74137#define IWL_MVM_HIGH_RSSI_THRESH_160MHZ		-58138#define IWL_MVM_LOW_RSSI_THRESH_160MHZ		-61139 140#define IWL_MVM_ENTER_ESR_TPT_THRESH		400141#endif /* __MVM_CONSTANTS_H */142