168 lines · plain
1# SPDX-License-Identifier: GPL-2.02# Intel pin control drivers3menu "Intel pinctrl drivers"4 depends on (ACPI && X86) || COMPILE_TEST5 6config PINCTRL_BAYTRAIL7 bool "Intel Baytrail GPIO pin control"8 select PINCTRL_INTEL9 help10 driver for memory mapped GPIO functionality on Intel Baytrail11 platforms. Supports 3 banks with 102, 28 and 44 gpios.12 Most pins are usually muxed to some other functionality by firmware,13 so only a small amount is available for gpio use.14 15 Requires ACPI device enumeration code to set up a platform device.16 17config PINCTRL_CHERRYVIEW18 tristate "Intel Cherryview/Braswell pinctrl and GPIO driver"19 select PINCTRL_INTEL20 help21 Cherryview/Braswell pinctrl driver provides an interface that22 allows configuring of SoC pins and using them as GPIOs.23 24config PINCTRL_LYNXPOINT25 tristate "Intel Lynxpoint pinctrl and GPIO driver"26 select PINCTRL_INTEL27 help28 Lynxpoint is the PCH of Intel Haswell. This pinctrl driver29 provides an interface that allows configuring of PCH pins and30 using them as GPIOs.31 32config PINCTRL_INTEL33 tristate34 select PINMUX35 select PINCONF36 select GENERIC_PINCONF37 select GPIOLIB38 select GPIOLIB_IRQCHIP39 40config PINCTRL_INTEL_PLATFORM41 tristate "Intel pinctrl and GPIO platform driver"42 depends on ACPI43 select PINCTRL_INTEL44 help45 This pinctrl driver provides an interface that allows configuring46 of Intel PCH pins and using them as GPIOs. Currently the following47 Intel SoCs / platforms require this to be functional:48 - Lunar Lake49 - Panther Lake50 51config PINCTRL_ALDERLAKE52 tristate "Intel Alder Lake pinctrl and GPIO driver"53 select PINCTRL_INTEL54 help55 This pinctrl driver provides an interface that allows configuring56 of Intel Alder Lake PCH pins and using them as GPIOs.57 58config PINCTRL_BROXTON59 tristate "Intel Broxton pinctrl and GPIO driver"60 select PINCTRL_INTEL61 help62 Broxton pinctrl driver provides an interface that allows63 configuring of SoC pins and using them as GPIOs.64 65config PINCTRL_CANNONLAKE66 tristate "Intel Cannon Lake PCH pinctrl and GPIO driver"67 select PINCTRL_INTEL68 help69 This pinctrl driver provides an interface that allows configuring70 of Intel Cannon Lake PCH pins and using them as GPIOs.71 72config PINCTRL_CEDARFORK73 tristate "Intel Cedar Fork pinctrl and GPIO driver"74 select PINCTRL_INTEL75 help76 This pinctrl driver provides an interface that allows configuring77 of Intel Cedar Fork PCH pins and using them as GPIOs.78 79config PINCTRL_DENVERTON80 tristate "Intel Denverton pinctrl and GPIO driver"81 select PINCTRL_INTEL82 help83 This pinctrl driver provides an interface that allows configuring84 of Intel Denverton SoC pins and using them as GPIOs.85 86config PINCTRL_ELKHARTLAKE87 tristate "Intel Elkhart Lake SoC pinctrl and GPIO driver"88 select PINCTRL_INTEL89 help90 This pinctrl driver provides an interface that allows configuring91 of Intel Elkhart Lake SoC pins and using them as GPIOs.92 93config PINCTRL_EMMITSBURG94 tristate "Intel Emmitsburg pinctrl and GPIO driver"95 select PINCTRL_INTEL96 help97 This pinctrl driver provides an interface that allows configuring98 of Intel Emmitsburg pins and using them as GPIOs.99 100config PINCTRL_GEMINILAKE101 tristate "Intel Gemini Lake SoC pinctrl and GPIO driver"102 select PINCTRL_INTEL103 help104 This pinctrl driver provides an interface that allows configuring105 of Intel Gemini Lake SoC pins and using them as GPIOs.106 107config PINCTRL_ICELAKE108 tristate "Intel Ice Lake PCH pinctrl and GPIO driver"109 select PINCTRL_INTEL110 help111 This pinctrl driver provides an interface that allows configuring112 of Intel Ice Lake PCH pins and using them as GPIOs.113 114config PINCTRL_JASPERLAKE115 tristate "Intel Jasper Lake PCH pinctrl and GPIO driver"116 select PINCTRL_INTEL117 help118 This pinctrl driver provides an interface that allows configuring119 of Intel Jasper Lake PCH pins and using them as GPIOs.120 121config PINCTRL_LAKEFIELD122 tristate "Intel Lakefield SoC pinctrl and GPIO driver"123 select PINCTRL_INTEL124 help125 This pinctrl driver provides an interface that allows configuring126 of Intel Lakefield SoC pins and using them as GPIOs.127 128config PINCTRL_LEWISBURG129 tristate "Intel Lewisburg pinctrl and GPIO driver"130 select PINCTRL_INTEL131 help132 This pinctrl driver provides an interface that allows configuring133 of Intel Lewisburg pins and using them as GPIOs.134 135config PINCTRL_METEORLAKE136 tristate "Intel Meteor Lake pinctrl and GPIO driver"137 select PINCTRL_INTEL138 help139 This pinctrl driver provides an interface that allows configuring140 of Intel Meteor Lake pins and using them as GPIOs.141 142config PINCTRL_METEORPOINT143 tristate "Intel Meteor Point pinctrl and GPIO driver"144 depends on ACPI145 select PINCTRL_INTEL146 help147 Meteor Point is the PCH of Intel Meteor Lake. This pinctrl driver148 provides an interface that allows configuring of PCH pins and149 using them as GPIOs.150 151config PINCTRL_SUNRISEPOINT152 tristate "Intel Sunrisepoint pinctrl and GPIO driver"153 select PINCTRL_INTEL154 help155 Sunrisepoint is the PCH of Intel Skylake. This pinctrl driver156 provides an interface that allows configuring of PCH pins and157 using them as GPIOs.158 159config PINCTRL_TIGERLAKE160 tristate "Intel Tiger Lake pinctrl and GPIO driver"161 select PINCTRL_INTEL162 help163 This pinctrl driver provides an interface that allows configuring164 of Intel Tiger Lake PCH pins and using them as GPIOs.165 166source "drivers/pinctrl/intel/Kconfig.tng"167endmenu168