83 lines · c
1/* SPDX-License-Identifier: GPL-2.0-only */2 3#ifndef __SOC_MEDIATEK_MT8365_MMSYS_H4#define __SOC_MEDIATEK_MT8365_MMSYS_H5 6#define MT8365_DISP_REG_CONFIG_DISP_OVL0_MOUT_EN 0xf3c7#define MT8365_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL 0xf4c8#define MT8365_DISP_REG_CONFIG_DISP_DITHER0_MOUT_EN 0xf509#define MT8365_DISP_REG_CONFIG_DISP_RDMA0_SEL_IN 0xf5410#define MT8365_DISP_REG_CONFIG_DISP_RDMA0_RSZ0_SEL_IN 0xf6011#define MT8365_DISP_REG_CONFIG_DISP_COLOR0_SEL_IN 0xf6412#define MT8365_DISP_REG_CONFIG_DISP_DSI0_SEL_IN 0xf6813#define MT8365_DISP_REG_CONFIG_DISP_RDMA1_SOUT_SEL 0xfd014#define MT8365_DISP_REG_CONFIG_DISP_DPI0_SEL_IN 0xfd815#define MT8365_DISP_REG_CONFIG_DISP_LVDS_SYS_CFG_00 0xfdc16 17#define MT8365_RDMA0_SOUT_COLOR0 0x118#define MT8365_DITHER_MOUT_EN_DSI0 0x119#define MT8365_DSI0_SEL_IN_DITHER 0x120#define MT8365_RDMA0_SEL_IN_OVL0 0x021#define MT8365_RDMA0_RSZ0_SEL_IN_RDMA0 0x022#define MT8365_DISP_COLOR_SEL_IN_COLOR0 0x023#define MT8365_OVL0_MOUT_PATH0_SEL BIT(0)24#define MT8365_RDMA1_SOUT_DPI0 0x125#define MT8365_DPI0_SEL_IN_RDMA1 0x026#define MT8365_LVDS_SYS_CFG_00_SEL_LVDS_PXL_CLK 0x127#define MT8365_DPI0_SEL_IN_RDMA1 0x028 29static const struct mtk_mmsys_routes mt8365_mmsys_routing_table[] = {30 {31 DDP_COMPONENT_OVL0, DDP_COMPONENT_RDMA0,32 MT8365_DISP_REG_CONFIG_DISP_OVL0_MOUT_EN,33 MT8365_OVL0_MOUT_PATH0_SEL, MT8365_OVL0_MOUT_PATH0_SEL34 },35 {36 DDP_COMPONENT_OVL0, DDP_COMPONENT_RDMA0,37 MT8365_DISP_REG_CONFIG_DISP_RDMA0_SEL_IN,38 MT8365_RDMA0_SEL_IN_OVL0, MT8365_RDMA0_SEL_IN_OVL039 },40 {41 DDP_COMPONENT_RDMA0, DDP_COMPONENT_COLOR0,42 MT8365_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL,43 MT8365_RDMA0_SOUT_COLOR0, MT8365_RDMA0_SOUT_COLOR044 },45 {46 DDP_COMPONENT_COLOR0, DDP_COMPONENT_CCORR,47 MT8365_DISP_REG_CONFIG_DISP_COLOR0_SEL_IN,48 MT8365_DISP_COLOR_SEL_IN_COLOR0,MT8365_DISP_COLOR_SEL_IN_COLOR049 },50 {51 DDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,52 MT8365_DISP_REG_CONFIG_DISP_DITHER0_MOUT_EN,53 MT8365_DITHER_MOUT_EN_DSI0, MT8365_DITHER_MOUT_EN_DSI054 },55 {56 DDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,57 MT8365_DISP_REG_CONFIG_DISP_DSI0_SEL_IN,58 MT8365_DSI0_SEL_IN_DITHER, MT8365_DSI0_SEL_IN_DITHER59 },60 {61 DDP_COMPONENT_RDMA0, DDP_COMPONENT_COLOR0,62 MT8365_DISP_REG_CONFIG_DISP_RDMA0_RSZ0_SEL_IN,63 MT8365_RDMA0_RSZ0_SEL_IN_RDMA0, MT8365_RDMA0_RSZ0_SEL_IN_RDMA064 },65 {66 DDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI0,67 MT8365_DISP_REG_CONFIG_DISP_LVDS_SYS_CFG_00,68 MT8365_LVDS_SYS_CFG_00_SEL_LVDS_PXL_CLK, MT8365_LVDS_SYS_CFG_00_SEL_LVDS_PXL_CLK69 },70 {71 DDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI0,72 MT8365_DISP_REG_CONFIG_DISP_DPI0_SEL_IN,73 MT8365_DPI0_SEL_IN_RDMA1, MT8365_DPI0_SEL_IN_RDMA174 },75 {76 DDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI0,77 MT8365_DISP_REG_CONFIG_DISP_RDMA1_SOUT_SEL,78 MT8365_RDMA1_SOUT_DPI0, MT8365_RDMA1_SOUT_DPI079 },80};81 82#endif /* __SOC_MEDIATEK_MT8365_MMSYS_H */83