brintos

brintos / linux-shallow public Read only

0
0
Text · 3.6 KiB · adff685 Raw
103 lines · c
1/*2 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.3 * All Rights Reserved.4 *5 * Permission is hereby granted, free of charge, to any person obtaining a6 * copy of this software and associated documentation files (the7 * "Software"), to deal in the Software without restriction, including8 * without limitation the rights to use, copy, modify, merge, publish,9 * distribute, sub license, and/or sell copies of the Software, and to10 * permit persons to whom the Software is furnished to do so, subject to11 * the following conditions:12 *13 * The above copyright notice and this permission notice (including the14 * next paragraph) shall be included in all copies or substantial portions15 * of the Software.16 *17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS18 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF19 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.20 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR21 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,22 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE23 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.24 *25 */26#ifndef _I915_DRM_H_27#define _I915_DRM_H_28 29#include <linux/types.h>30 31/* For use by IPS driver */32unsigned long i915_read_mch_val(void);33bool i915_gpu_raise(void);34bool i915_gpu_lower(void);35bool i915_gpu_busy(void);36bool i915_gpu_turbo_disable(void);37 38/* Exported from arch/x86/kernel/early-quirks.c */39extern struct resource intel_graphics_stolen_res;40 41/*42 * The Bridge device's PCI config space has information about the43 * fb aperture size and the amount of pre-reserved memory.44 * This is all handled in the intel-gtt.ko module. i915.ko only45 * cares about the vga bit for the vga arbiter.46 */47#define INTEL_GMCH_CTRL		0x5248#define INTEL_GMCH_VGA_DISABLE  (1 << 1)49#define SNB_GMCH_CTRL		0x5050#define    SNB_GMCH_GGMS_SHIFT	8 /* GTT Graphics Memory Size */51#define    SNB_GMCH_GGMS_MASK	0x352#define    SNB_GMCH_GMS_SHIFT   3 /* Graphics Mode Select */53#define    SNB_GMCH_GMS_MASK    0x1f54#define    BDW_GMCH_GGMS_SHIFT	655#define    BDW_GMCH_GGMS_MASK	0x356#define    BDW_GMCH_GMS_SHIFT   857#define    BDW_GMCH_GMS_MASK    0xff58 59#define I830_GMCH_CTRL			0x5260 61#define I830_GMCH_GMS_MASK		0x7062#define I830_GMCH_GMS_LOCAL		0x1063#define I830_GMCH_GMS_STOLEN_512	0x2064#define I830_GMCH_GMS_STOLEN_1024	0x3065#define I830_GMCH_GMS_STOLEN_8192	0x4066 67#define I855_GMCH_GMS_MASK		0xF068#define I855_GMCH_GMS_STOLEN_0M		0x069#define I855_GMCH_GMS_STOLEN_1M		(0x1 << 4)70#define I855_GMCH_GMS_STOLEN_4M		(0x2 << 4)71#define I855_GMCH_GMS_STOLEN_8M		(0x3 << 4)72#define I855_GMCH_GMS_STOLEN_16M	(0x4 << 4)73#define I855_GMCH_GMS_STOLEN_32M	(0x5 << 4)74#define I915_GMCH_GMS_STOLEN_48M	(0x6 << 4)75#define I915_GMCH_GMS_STOLEN_64M	(0x7 << 4)76#define G33_GMCH_GMS_STOLEN_128M	(0x8 << 4)77#define G33_GMCH_GMS_STOLEN_256M	(0x9 << 4)78#define INTEL_GMCH_GMS_STOLEN_96M	(0xa << 4)79#define INTEL_GMCH_GMS_STOLEN_160M	(0xb << 4)80#define INTEL_GMCH_GMS_STOLEN_224M	(0xc << 4)81#define INTEL_GMCH_GMS_STOLEN_352M	(0xd << 4)82 83#define I830_DRB3		0x6384#define I85X_DRB3		0x4385#define I865_TOUD		0xc486 87#define I830_ESMRAMC		0x9188#define I845_ESMRAMC		0x9e89#define I85X_ESMRAMC		0x6190#define    TSEG_ENABLE		(1 << 0)91#define    I830_TSEG_SIZE_512K	(0 << 1)92#define    I830_TSEG_SIZE_1M	(1 << 1)93#define    I845_TSEG_SIZE_MASK	(3 << 1)94#define    I845_TSEG_SIZE_512K	(2 << 1)95#define    I845_TSEG_SIZE_1M	(3 << 1)96 97#define INTEL_BSM		0x5c98#define INTEL_GEN11_BSM_DW0	0xc099#define INTEL_GEN11_BSM_DW1	0xc4100#define   INTEL_BSM_MASK	(-(1u << 20))101 102#endif				/* _I915_DRM_H_ */103