83 lines · c
1/* SPDX-License-Identifier: GPL-2.0+ */2/*3 * Device Tree binding constants for Bitmain BM1880 SoC4 *5 * Copyright (c) 2019 Linaro Ltd.6 */7 8#ifndef __DT_BINDINGS_CLOCK_BM1880_H9#define __DT_BINDINGS_CLOCK_BM1880_H10 11#define BM1880_CLK_OSC 012#define BM1880_CLK_MPLL 113#define BM1880_CLK_SPLL 214#define BM1880_CLK_FPLL 315#define BM1880_CLK_DDRPLL 416#define BM1880_CLK_A53 517#define BM1880_CLK_50M_A53 618#define BM1880_CLK_AHB_ROM 719#define BM1880_CLK_AXI_SRAM 820#define BM1880_CLK_DDR_AXI 921#define BM1880_CLK_EFUSE 1022#define BM1880_CLK_APB_EFUSE 1123#define BM1880_CLK_AXI5_EMMC 1224#define BM1880_CLK_EMMC 1325#define BM1880_CLK_100K_EMMC 1426#define BM1880_CLK_AXI5_SD 1527#define BM1880_CLK_SD 1628#define BM1880_CLK_100K_SD 1729#define BM1880_CLK_500M_ETH0 1830#define BM1880_CLK_AXI4_ETH0 1931#define BM1880_CLK_500M_ETH1 2032#define BM1880_CLK_AXI4_ETH1 2133#define BM1880_CLK_AXI1_GDMA 2234#define BM1880_CLK_APB_GPIO 2335#define BM1880_CLK_APB_GPIO_INTR 2436#define BM1880_CLK_GPIO_DB 2537#define BM1880_CLK_AXI1_MINER 2638#define BM1880_CLK_AHB_SF 2739#define BM1880_CLK_SDMA_AXI 2840#define BM1880_CLK_SDMA_AUD 2941#define BM1880_CLK_APB_I2C 3042#define BM1880_CLK_APB_WDT 3143#define BM1880_CLK_APB_JPEG 3244#define BM1880_CLK_JPEG_AXI 3345#define BM1880_CLK_AXI5_NF 3446#define BM1880_CLK_APB_NF 3547#define BM1880_CLK_NF 3648#define BM1880_CLK_APB_PWM 3749#define BM1880_CLK_DIV_0_RV 3850#define BM1880_CLK_DIV_1_RV 3951#define BM1880_CLK_MUX_RV 4052#define BM1880_CLK_RV 4153#define BM1880_CLK_APB_SPI 4254#define BM1880_CLK_TPU_AXI 4355#define BM1880_CLK_DIV_UART_500M 4456#define BM1880_CLK_UART_500M 4557#define BM1880_CLK_APB_UART 4658#define BM1880_CLK_APB_I2S 4759#define BM1880_CLK_AXI4_USB 4860#define BM1880_CLK_APB_USB 4961#define BM1880_CLK_125M_USB 5062#define BM1880_CLK_33K_USB 5163#define BM1880_CLK_DIV_12M_USB 5264#define BM1880_CLK_12M_USB 5365#define BM1880_CLK_APB_VIDEO 5466#define BM1880_CLK_VIDEO_AXI 5567#define BM1880_CLK_VPP_AXI 5668#define BM1880_CLK_APB_VPP 5769#define BM1880_CLK_DIV_0_AXI1 5870#define BM1880_CLK_DIV_1_AXI1 5971#define BM1880_CLK_AXI1 6072#define BM1880_CLK_AXI2 6173#define BM1880_CLK_AXI3 6274#define BM1880_CLK_AXI4 6375#define BM1880_CLK_AXI5 6476#define BM1880_CLK_DIV_0_AXI6 6577#define BM1880_CLK_DIV_1_AXI6 6678#define BM1880_CLK_MUX_AXI6 6779#define BM1880_CLK_AXI6 6880#define BM1880_NR_CLKS 6981 82#endif /* __DT_BINDINGS_CLOCK_BM1880_H */83