77 lines · c
1/* SPDX-License-Identifier: GPL-2.0-only */2/*3 * Copyright (C) 2014 Alexander Shiyan <shc_work@mail.ru>4 */5 6#ifndef __DT_BINDINGS_CLOCK_IMX21_H7#define __DT_BINDINGS_CLOCK_IMX21_H8 9#define IMX21_CLK_DUMMY 010#define IMX21_CLK_CKIL 111#define IMX21_CLK_CKIH 212#define IMX21_CLK_FPM 313#define IMX21_CLK_CKIH_DIV1P5 414#define IMX21_CLK_MPLL_GATE 515#define IMX21_CLK_SPLL_GATE 616#define IMX21_CLK_FPM_GATE 717#define IMX21_CLK_CKIH_GATE 818#define IMX21_CLK_MPLL_OSC_SEL 919#define IMX21_CLK_IPG 1020#define IMX21_CLK_HCLK 1121#define IMX21_CLK_MPLL_SEL 1222#define IMX21_CLK_SPLL_SEL 1323#define IMX21_CLK_SSI1_SEL 1424#define IMX21_CLK_SSI2_SEL 1525#define IMX21_CLK_USB_DIV 1626#define IMX21_CLK_FCLK 1727#define IMX21_CLK_MPLL 1828#define IMX21_CLK_SPLL 1929#define IMX21_CLK_NFC_DIV 2030#define IMX21_CLK_SSI1_DIV 2131#define IMX21_CLK_SSI2_DIV 2232#define IMX21_CLK_PER1 2333#define IMX21_CLK_PER2 2434#define IMX21_CLK_PER3 2535#define IMX21_CLK_PER4 2636#define IMX21_CLK_UART1_IPG_GATE 2737#define IMX21_CLK_UART2_IPG_GATE 2838#define IMX21_CLK_UART3_IPG_GATE 2939#define IMX21_CLK_UART4_IPG_GATE 3040#define IMX21_CLK_CSPI1_IPG_GATE 3141#define IMX21_CLK_CSPI2_IPG_GATE 3242#define IMX21_CLK_SSI1_GATE 3343#define IMX21_CLK_SSI2_GATE 3444#define IMX21_CLK_SDHC1_IPG_GATE 3545#define IMX21_CLK_SDHC2_IPG_GATE 3646#define IMX21_CLK_GPIO_GATE 3747#define IMX21_CLK_I2C_GATE 3848#define IMX21_CLK_DMA_GATE 3949#define IMX21_CLK_USB_GATE 4050#define IMX21_CLK_EMMA_GATE 4151#define IMX21_CLK_SSI2_BAUD_GATE 4252#define IMX21_CLK_SSI1_BAUD_GATE 4353#define IMX21_CLK_LCDC_IPG_GATE 4454#define IMX21_CLK_NFC_GATE 4555#define IMX21_CLK_LCDC_HCLK_GATE 4656#define IMX21_CLK_PER4_GATE 4757#define IMX21_CLK_BMI_GATE 4858#define IMX21_CLK_USB_HCLK_GATE 4959#define IMX21_CLK_SLCDC_GATE 5060#define IMX21_CLK_SLCDC_HCLK_GATE 5161#define IMX21_CLK_EMMA_HCLK_GATE 5262#define IMX21_CLK_BROM_GATE 5363#define IMX21_CLK_DMA_HCLK_GATE 5464#define IMX21_CLK_CSI_HCLK_GATE 5565#define IMX21_CLK_CSPI3_IPG_GATE 5666#define IMX21_CLK_WDOG_GATE 5767#define IMX21_CLK_GPT1_IPG_GATE 5868#define IMX21_CLK_GPT2_IPG_GATE 5969#define IMX21_CLK_GPT3_IPG_GATE 6070#define IMX21_CLK_PWM_IPG_GATE 6171#define IMX21_CLK_RTC_GATE 6272#define IMX21_CLK_KPP_GATE 6373#define IMX21_CLK_OWIRE_GATE 6474#define IMX21_CLK_MAX 6575 76#endif77